|
Featured Paper by Jim Antonellis Timing constraints, signal integrity and power integrity issues continue to grow in complexity with every new signaling standard and DDR2 SDRAM proves no exception. In this paper the author will present several HSPICE techniques he used to design and analyze a 128-bit, 500Mbps, DDR2 interface.
|
||||||
|
||||||
|
||||||
