|
The purpose of this document is to describe Interra Systems observations on Bluespec Compiler (BSC) capabilities. BSC compiles the design specified in the Bluespec SystemVerilog (BSV) high-level synthesis environment into RTL Verilog and a C-model. The following sections discuss the methodology adopted to analyze the quality of BSC tools.
|
||||||
|
||||||
|
||||||
