|
Achieving timing closure becomes increasingly difficult with more aggressive technologies at higher clock speeds. Today’s designer, typically coding in RTL using Verilog or VHDL, is accustomed to making fine-grained, controlled changes to the RTL, with reasonably predictable consequences as it is taken through synthesis and physical design tools, so that the design’s timing improves continuously until the target is met. Of course, changes to achieve timing must not compromise the correctness of the design, which is usually established through extensive verification. Thus, the designer typically attempts to make changes that are as localized and small as possible, employs formal tools such as equivalence checkers, and runs regressions on the verification suite.
|
||||||
|
||||||
|
||||||
