|
The aim of this paper is to raise awareness of dangerous X issues in Verilog RTL and introduce techniques to analyze otherwise undetected bugs in RTL designs. New terminology is used to distinguish subtle X semantic problems, illustrated with simple examples that accurately reflect our experience of real problems found by ARM .
|
||||||
|
||||||
|
||||||
