Title : Multicycle path analysis and verification in static timing analysis Company : ASICServe File Name : Multicycle path analysis and verification.pdf Size : 2664722 Type : application/pdf Date : 16-Aug-2011 Rating : Downloads : 216

Rate This File 5 Stars 4 Stars 3 Stars 2 Stars 1 Star

By default, a STA tool performs timing calculations based on single clock cycle behavior. There are cases, due to existence of slow logic between flops inside the ASIC/FPGA, where multi clock cycle behavior is required. The best way to explain multicycle behavior is by comparing it against single clock cycle behavior.

---

User Reviews	More Reviews	Review This File
Very interesting article, I personaly recommend it. - Yoni - Report As Inappropriate
would like to look at the paper - Harish - Report As Inappropriate