Power, accuracy and noise aspects in CMOS mixed-signal design

Title: Power, accuracy and noise aspects in CMOS mixed-signal design
Author: Sanduleanu, Mihai Adrian Tiberiu
ISBN: 90-3651265-4
©1999, Mihai A.T. Sanduleanu

Table of Contents

Selected Symbols and Abbreviations
 
Chapter 1   Introduction
  1.1. Motivation
  1.2. Problem definition
  1.3. Scope and outline
  References
 
Chapter 2 Power considerations in sub-micron digital CMOS
  2.1. Introduction
  2.2. Fundamental limits
  2.3. From fundamental limits to practical limits of power. An architecture level approach
  2.4. S/N ratio and power in fixed point applications
  2.5. Adders and computational power
  2.6. Ways to low-power in digital
  2.7. Example of a digital video filter
  2.8. Conclusions
  2.8. References
 
Chapter 3 Power considerations in sub-micron analog CMOS
  3.1. Introduction
  3.2. Process tuning towards digital needs. Consequences on analog
  3.3. Fundamental limits
  3.4. From fundamental limits to practical limits of power. Noise related power
  3.5. From fundamental limits to practical limits of power. Mismatch related power
  3.6. Power estimations in continuous time filters
  3.7. Conclusions
  References
 
Chapter 4 Gm-C integrators for low-power and low voltage applications. A gaussian polyphase filter for mobile transceivers in 0.35mm CMOS
  4.1. Introduction
  4.2. Large swing and high linearity transconductor
  4.3. Low voltage current Gm-C integrator with high power efficiency
  4.4. Low-power luminance video filter. Noise driven power
  4.5. Low-power, gaussian, polyphase filter for mobile transceivers. Matching driven power
  4.6. Conclusions
  References
 
Chapter 5 Chopping: a technique for noise and offset reduction
  5.1. Introduction
  5.2. Ways to reduce offset and 1/f noise
  5.3. Chopping seen as a modulation technique
  5.4. Noise modulation
  5.5. Chopped amplifiers and offset reduction
  5.6. Low-power low-voltage chopped transconductance amplifier for noise and offset reduction
  5.7. A low-power bandgap voltage reference
  5.8. Conclusions
  References
 
Chapter 6 Low-noise, low residual offset, chopped amplifiers for high-end application
  6.1. Introduction
  6.2. Low-pass filtering in a digital audio system. Application specific constraints
  6.3. The gain stage
  6.4. A low noise, low residual offset, chopped amplifier in 0.8mm CMOS
  6.5. A low noise, low residual offset, chopped amplifier in 0.5mm CMOS
  6.6. Conclusions
  References
 
Chapter 7 A 16-bit D/A interface with Sinc approximated semidigital reconstruction filter
  7.1. Introduction
  7.2. Bitstream D/A conversion system with time-discrete filtering
  7.3. S-D modulators and noise shaping
  7.4. Semidigital FIR filter principles
  7.5. Semidigital FIR filter design
  7.6. Noise properties of the D/A interface
  7.7. Realisation
  7.8. Experimental results
  7.9. Interpolative D/A converter with Sinc approximation in the time domain
  7.10. Conclusions
  References
 
Chapter 8 Conclusions
  8.1. Summary
  8.2. Conclusions
  8.3. Original contributions
  8.4. Recommendations for further research
 
Appendix 1
 
Appendix 2
 
Appendix 3
 

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
H-1B Visa: de Geus’ tragedy looms large
Peggy AycinenaIP Showcase
by Peggy Aycinena
IP for Cars: Lawsuits are like Sandstorms
More Editorial  
Jobs
Mechanical Designer/Engineer for Palo Alto Networks at Santa Clara, CA
Staff Software Engineer - (170059) for brocade at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Lead Java Platform Engineer IOT-WEB for EDA Careers at San Francisco Area, CA
ASIC/FPGA Design Engineer for Palo Alto Networks at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
Embedded Systems Conference ESC Boston 2017 at Boston Convention & Exhibition Center Boston MA - May 3 - 4, 2017
2017 GPU Tech Conference at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - May 8 - 11, 2017
High Speed Digital Design and PCB Layout at 13727 460 Ct SE North Bend WA - May 9 - 11, 2017
Nanotech 2017 Conference & Expo at Gaylord National Hotel & Convention Center WA - May 14 - 17, 2017
DAC2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy