Selected Symbols and Abbreviations


TOC Next

Selected Symbols and Abbreviations

Symbol Meaning

DVD Digital Video Disk

GPS Global Positioning System

PCS Personal Communication System

PDA Personal Digital Assistant

DR Dynamic Range

S/N Signal to Noise Ratio

DECT Digital Enhanced Cordless Telecommunications standard

OTA Operational Transconductance Amplifier

D/A Digital to Analog Converter

Sinc sin(x)/x function

BER Bit Error Rate

DSP Digital Signal Processing

ECL Emitter Coupled Logic

CML Current Mode Logic

ETR Energy per TRansition

FIR Finite Impulse Response Filter

IIR Infinite Impulse Response Filter

RCA Ripple Carry Adders

CS Carry Select adders

CLA Carry Look-Ahead adders

CSA Conditional Sum Adders

CSD Carry Signed Digit

S/H Sample and Hold

EC Gate-oxide breakdown field

a Proportional to …

gm Transconductance of a MOS/Bipolar transistor

r0 Incremental output resistance of a transistor

COX The gate-oxide capacitance

s2(X) The variance of the random variable X (the second central moment m2)

b The current gain factor of a MOS

RTH The thermal noise resistance of a transistor

SV The power spectral density of the noise voltage [V2/Hz]

BW Bandwidth

G Gain

GBW Gain-Bandwidth product

WI Weak-Inversion

SI Strong Inversion

NEF Noise Excess Factor

Dn,p The saturation limits from negative supply rail (n) and positive supply rail (p)

h The power efficiency of an input stage

mi The current modulation index

ACC,rel The relative accuracy

VGT The effective gate-source voltage VGS-VT

SA2VT0n,p A2VT0n+ A2VT0p

Aldec

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Simon Davidmann: A re-energized Imperas Tutorial at DAC
More Editorial  
Jobs
LVS PEX DESIGN ENGINEERS SILICON VALLEY for EDA Careers at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
LVS for PDK Design Engineer SILICON VALLEY for EDA Careers at San Jose, CA
DDR 3-4-5 Developer with VIP for EDA Careers at San Jose, CA
Upcoming Events
11th International Conference on Verification and Evaluation of Computer and Communication Systems at 1455 DeMaisonneuve W. EV05.139 Montreal Quebec Canada - Aug 24 - 25, 2017
DVCon India 2017, Sept 14 - 15, 2017 at The Leela Palace Bengalore India - Sep 14 - 15, 2017
SMTA International 2017 at Rosemont IL - Sep 17 - 21, 2017
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy