CHAPTER 7

A 16-bit D/A interface with Sinc approximated semidigital reconstruction filter


Prev TOC Next

REFERENCES

[1] M.A.T. Sanduleanu, A.J.M. van Tuijl, R.F. Wassenaar and H.Wallinga, "A 16-bit D/A interface with Sinc approximated semidigital reconstruction filter and reduced number of coefficients", Proceedings of the 24th European Solid-State Circuits Conference, The Hague, The Netherlands, pp.176-179, Sept. 1998.

[2] M.A.T. Sanduleanu, A.J.M. van Tuijl, R.F. Wassenaar and H.Wallinga, "A 16-bit D/A interface with Sinc approximated semidigital reconstruction filter and reduced number of coefficients", Proceedings of the 10th annual IEEE Workshop on Circuits, Systems and Signal Processing ProRISC’ 98, Mierlo, The Netherlands, Nov.1998

[3] B. Kup, E. K. Dijkmans et al., "A bit-stream digital-to-analog converter with 18-b resolution", IEEE J. Solid-State Circuits, vol. 26, no.12, pp.1757-1763, Dec. 1991.

[4] A. Baschiroto et al., "A 16 bit Digital-to-Analog Converter for Audio Codec Applications", Proceedings of ECCTD, vol.3, Sept. 1997, pp.11.1-11.6.

[5] Y. Matsuya, K. Uchimura, A. Iwata and T. Kaneko, "A 17-bit Oversampling D-to-A conversion technology using multistage noise shaping", IEEE J. Of Solid-State Circuits, vol.24, n0.24, pp. 969-975, Aug. 1989.

[6] P.J. Naus, E.K. Dijkmans et al., "A CMOS Stereo 16-bit D/A Converter for digital audio", IEEE J. Solid-State Circuits, vol. SC-22 , pp.390-395, June 1987

[7] H. J. Schouwenaars, D.W.J. Groeneveld et al., "An oversampled multibit CMOS D/A converter for digital audio with 15-dB dynamic range", IEEE J. Solid-State Circuits, vol. 26, no.12, pp.1775-1780, Dec. 1991.

[8] H. Qiuting and G.S. Moschytz, " Analog FIR filters with an oversampled S-D modulator", IEEE Trans. Circuits and Syst.-II: Analog and digital signal processing, vol.39, no.9, pp.658-663, Sept. 1992.

[9] P.J. Hurst and J.C. Brown, "Finite impulse response switched-capacitor filters for the delta-sigma modulator D/A interface", IEEE Trans. Circuits and Syst. vol.38, no.11, pp. 1391-1397, Nov. 1991.

[10] W.M.C. Sansen, H. Qiuting and K.A.I. Halonen, "Transient analysis of aharge aransfer in SC filters-gain error and distortion, IEEE J. Solid-State Circuits, vol. SC 22, no.2, April. 1987.

[11] D.K.Su and B.A. Wooley, " A CMOS Oversampling D/A Converter with a Current-Mode Semi-digital Reconstruction Filter", IEEE J. Of Solid-State Circuits, vol.28, n0.12, Dec. 1993, pp. 1224-1233.

[12] E.F. Stikvoort, "Some subjects in digital audio, noise shaping, sample-rate conversion, dynamic range compression and testing, Ph.D dissertation, Eindhoven University of Technology, May.1992.

[13] L. R. Carley, "A noise-shaping coder topology for 15+ bit converters", IEEE J. Of Solid-State Circuits, vol.24, n0.2, pp. 267-273, April. 1989.

[14] S.M. Kershaw, S. Summerfield, M.B. Sandler and M. Anderson, "Realisation and implementation of a sigma-delta bitstream FIR filter", IEE Proc.-Circuits Devices Syst., vol.143, no.5, pp. 267-273, Oct. 1996.

[15] A.W.M van den Enden and N.A.M. Verhoeckx, "Discrete-time signal processing, Prentice Hall, 1989.

[16] A. Petraglia and S. Mitra, "Effects of coefficient inaccuracy in switched-capacitor transversal filters", IEEE Trans. Circuits Syst., vol.38,n0.9, Sept. 1991, pp. 977-983.

CST: Webinar October 19, 2017

Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
FPGA Engineer for Teradyne Inc at San Jose, CA
Upcoming Events
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
25th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2017) at Yas Viceroy Abu Dhabi Yas Marina Circuit, Yas Island Abu Dhabi United Arab Emirates - Oct 23 - 25, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise