CHAPTER 7

A 16-bit D/A interface with Sinc approximated semidigital reconstruction filter


Prev TOC Next

7.8. Experimental results

The D/A interface has been realized in a 0.8mm CMOS 5V technology with two metal layers and one polysilicon layer. Fig.7.26 illustrates the chip photomicrograph. The active area of the circuit is 1.6mm2 being dominated by capacitances needed for low-pass filtering and compensation. Extreme care has been taken for matching the current sources in the lay-out. During the measurements, the RTZ signal was set to VDD. For measurement purposes, a bitstream signal has been used as a DATA input. Fig.7.27 shows the signal to noise and distortion measurement (S/N+THD) for a sine input at 1KHz. Here, the noise floor is around -115dB…-120dB and the distortion peaks are lower than -87dB. The total harmonic distortion is -86dB at 1KHz input and the even order distortion components give the largest contribution at the output.

Fig.7.26: Chip photomicrograph

Fig.7.27: S/N+THD measurement at 1KHz FS

The setup for the spectrum measurements had a single ended input. This explains the unexpected increase in the even order harmonics. Table 7.2 shows the performance summary of the D/A interface.

PARAMETER

VALUE

Technology

0.8m m, 1PS, 2AL, CMOS

Supply voltage

5V

Area

1.6mm2

Opamp AOL

90dB (RL=10KW )

GBW

40MHz

Phase margin

75°

Slew rate

5V/m s

Output swing

9.8Vpp

DR opamp

103dB

THD|RL=10kW

-86dB @ f=1KHz

Power consumption

20mW

Table 7.2: Summary of performance

Aldec Webinar Nov 30

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Computer History Museum: the Future of War is Here
More Editorial  
Jobs
REVISED***Director Product Line RF/IC for EDA Careers at San Jose, CA
ASIC Design Engineer for Infinera Corp at Sunnyvale, CA
Senior SW Developer for EDA Careers at San Jose, CA
Principal PIC Hardware Controls Engineer for Infinera Corp at Sunnyvale, CA
Senior PIC Test Development Engineer for Infinera Corp at Sunnyvale, CA
Upcoming Events
“Empowering Leadership with WIT and WISDOM” at SEMI 673 South Milpitas Blvd. Milpitas CA - Nov 28, 2017
Artificial Intelligence and Convolution Neural Networks Discussion at San Jose State University Student Union Theater San Jose CA - Dec 4, 2017
Silicon Valley's Only Comprehensive Embedded Systems Conference at San Jose Convention Center 150 W. San Carlos St. San Jose CA - Dec 5 - 7, 2017
Oski Technology’s Decoding Formal Club Meeting at The Conference Center San Jose CA - Dec 7, 2017



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise