CHAPTER 6

Low-noise, low residual offset, chopped amplifiers for high-end applications


Prev TOC Next

References

  1. A. Bakker and J.H. Huijsing, "A CMOS chopper opamp with integrated low-pass filter", Proc. ESSCIRC’97, Southampton, UK, Sept.1997, pp. 200-203.
  2. K.C. Hsieh, P.R.Gray, D.Senderowicz, D.G. Messerschmitt, "A low-noise chopper stabilized differential switched capacitor filtering technique", IEEE J.Solid-State Circuits. vol. SC-16, no.6, Dec.1981, pp.708-714.
  3. C. Menolfi and Q. Huang, "A low-noise CMOS instrumentation amplifier for thermoelectric infrared detectors" IEEE J.Solid-State Circuits. vol. 32, no.7, July 1997, pp.968-976.
  4. I.E. Opris and G.T.A. Kovacs, "A rail to rail ping-pong opamp", IEEE J.Solid-State Circuits. vol. 31, no.9, Sept. 1996, pp.1320-1324.
  5. W.C. Wu, W.J. Helms, J.A. Kuhn and B.E. Byrkett, "Digital-compatible high-performance operational amplifier with rail to rail input and output ranges", IEEE J.Solid-State Circuits. vol. 29,n0.1, Jan.1994, pp.63-66.
  6. D. K. Su, B. A. Wooley, "A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter", IEEE J.Solid-State Circuits. vol.28, no.12, Dec. 1993, pp.1224-1223.
  7. M.A.T. Sanduleanu, A.J.M. van Tuijl, R.F. Wassenaar, M.C. Lammers and H. Wallinga "A low noise , low residual offset chopped amplifier for mixed level applications", Proceedings of the 5th International Conference on Electronics, circuits and Systems ICECS’ 98 , Lisbon, Portugal, Sept.1998, pp.233-236.
  8. D.M. Monticelli, "A quad CMOS single-supply opamp with rail-to-rail output swing", IEEE J. Solid-State Circuits, vol.SC-21, no.6, pp.1026-1034, Dec.1986.

[9] M.A.T. Sanduleanu, A.J.M. van Tuijl, R.F. Wassenaar, M.C. Lammers and H.

Wallinga "Low-Power Low-Voltage Chopped Amplifier with a New Class AB

Output Stage for Mixed Level Applications", Proceedings of the 9th annual IEEE

Workshop on Circuits, Systems and Signal Processing ProRISC’ 97,Mierlo, The

Netherlands, Nov.1997, pp.519-525.


Synopsys: Custom Compiler

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
DVCon Europe 2017: Munich and So much more
More Editorial  
Jobs
FPGA Engineer for Teradyne Inc at San Jose, CA
Senior R&D Engineer...Timing Closure Specialist for EDA Careers at San Jose or Anywhere, CA
Analog Hardware Engineer for Teradyne Inc at San Jose, CA
Field Application Engineer for Teradyne Inc at San Jose, CA
Senior Front-End RTL Design AE for EDA Careers at San Jose, CA
Technical Support Engineer EU/Germany/UK for EDA Careers at N/A, United Kingdom
Upcoming Events
Preparing for the Cognitive Era: Education, Occupation and You at SJSU Student Union Theater 211 South 9th Street San Jose CA - Oct 18, 2017
11th International Symposium on Networks-on-Chip (NOCS 2017) at Seoul Korea (South) - Oct 19 - 20, 2017
15th IEEE/ACM ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
ESTIMedia 2017 at Seoul Korea (South) - Oct 19 - 20, 2017
CST: Webinar series



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise