CHAPTER 5

Chopping: a technique for noise and offset reduction


Prev TOC Next

5.8. Conclusions

From Chapter 3 we came to the conclusion that high accuracy and large dynamic range will cost power. In the following chapter different methods to reduce 1/f noise and offset are being discussed. These methods are based on sampling and modulation and their advantages and disadvantages are reviewed. Chopping is the only method which reduces 1/f noise and offset without modifying or at least without increasing the baseband white noise. Although, chopping is a low frequency technique, there are applications where bandwidths of the signals are in the MHz range. Here, the residual offsets generated from charge injection will limit the chopping frequency.

A method to use chopper modulation at high frequencies is introduced and a low-voltage, low-power, chopped transconductance amplifier for mixed analogue digital applications has been presented. This OTA is meant for high-end applications. Chopping and dynamic element matching allow low noise and low residual offsets up to 1MHz. The sensitivity to substrate noise is tackled in the design. Experimental results show residual offsets of less than 370m V up to 1MHz chopping frequency. Second order effects like charge injection and residual offsets are discussed. By chopping, the S/N is improved with about 6dB which brings a factor 4 reduction in power.

In mixed level applications accurate voltage references are difficult to realize due to the lack of well characterized lateral pnp’s and the large offsets inherent to CMOS opamps. Another problem tackled in this chapter is related to the realization of an accurate bandgap voltage reference in CMOS. It is shown that by using chopping techniques and a chopped OTA, the accuracy of a bandgap voltage reference can be improved about ten times without laser trimming and with the benefit of reducing the 1/f noise of the amplifier. This example shows that low power is a relative term which has to be adapted to the application.

Downstream : Solutuions for Post processing PCB Designs

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Job Openings: Can EDA Predict the Future
More Editorial  
Jobs
Timing Design Engineer(Job Number: 17001757) for Global Foundaries at Santa Clara, CA
ASIC Design Engineer for Ambarella at Santa Clara, CA
ASIC Design Engineer 2 for Ambarella at Santa Clara, CA
Test Development Engineer(Job Number: 17001697) for Global Foundaries at Santa Clara, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Verification Engineer for Ambarella at Santa Clara, CA
Upcoming Events
CDNLive Silicon Valley 2017 at Santa Clara Convention Center Santa Clara CA - Apr 11 - 12, 2017
10th Anniversary of Cyber-Physical Systems Week at Pittsburgh, PA, USA PA - Apr 18 - 21, 2017
DVCon 2017 China, April 19, 2017, Parkyard Hotel Shanghai, China at Parkyard Hotel Shanghai Shanghai China - Apr 19, 2017
Zuken Innovation World 2017 at Hilton Head Marriott Resort & Spa Hilton Head Island NC - Apr 24 - 26, 2017
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy