CHAPTER 5

Chopping: a technique for noise and offset reduction


Prev TOC Next

5.3. Chopping seen as a modulation technique

Another method for noise and offset reduction is the chopping technique. Chopping is a modulation technique which shifts the spectra of low frequency stationary processes at multiples of chopper frequency out of the band of interest. To understand this, consider a stationary random process x(t) of autocorrelation function Rxx(t) and power spectral density Sxx(f) which is applied to a band limited amplifier A(f) as illustrated in fig.5.4. The modulation signal (chopper signal) m(t) is periodic with a period T and can be expanded in Fourier series:

(5.8)

The Fourier transform of this signal is a sequence of Dirac pulses decaying with the order of the harmonic and having contributions only at odd multiples of the chopping frequency 1/T.

(5.9)

The power spectral density of the output process y(t)=[Ax(t)]m(t) can be found from the following convolution:

 

Fig.5.4: Chopper modulation

(5.10)

This gives contributions only at the odd multiples of the chopping frequency 1/T:

(5.11)

Therefore, the output power spectral density is a repeated replica of the input power spectral density at the odd multiples of the chopper frequency rapidly decreasing with the order of the harmonic. That is why foldover effects are not present in the case of chopping. This is the main difference between chopping and sampling methods.

CST: Webinar Feb 16, 2017

True Circuits:

Featured Video
Editorial
Peggy AycinenaWhat Would Joe Do?
by Peggy Aycinena
Synopsys: Is 40 the new 20?
More Editorial  
Jobs
Senior Physical Design Engineer for Ambiq Micro at Austin, TX
Technical Marketing Manager Valley for EDA Careers at San Jose, CA
FAE FIELD APPLICATIONS SAN DIEGO for EDA Careers at San Diego, CA
SoC Design Engineer for Intel at Santa Clara, CA
Development Engineer-WEB SKILLS +++ for EDA Careers at North Valley, CA
Technical Support Engineer for EDA Careers at Freemont, CA
Upcoming Events
3D Printing Electronics Conference at High Tech Campus 1, 5656 Eindhoven Eindhoven Netherlands - Jan 24, 2017
DesignCon 2017 at Santa Clara Convention Center Santa Clara CA - Jan 31 - 2, 2017
Embedded Neural Network Summit at San Jose CA - Feb 1, 2017
International Solid-State Circuits Conference (ISSCC) at San Francisco CA - Feb 5 - 9, 2017
CST: Webinars Begin on February 9
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy