Appendix 2

Prev TOC Next


The synthesis of the video filter

The filter specifications represent the input of the synthesis procedure. First we have to compute the transfer function of the filter and after that to realise this transfer as a LC-ladder. The synthesis procedure is based on Darlington synthesis procedure for partial and total removal of the poles from ¥ and simultaneous realisation of the zeros for z21 and the poles for z11 and z21 from the [Z] matrix of the filter. The specifications are given in the table below.


w p

2 p 5.5MHz

w c

2 p 14.8MHz

a max


a min


w c/w p


Table A2.1: Video filter specifications

The ripple of the filter is found from the value of amin:


Hence we can compute the order of the filter as:


Therefore the chosen order is n=3. The zeros of the transmission can be determined from the order of the transmission:


The roots of the numerator in the transfer are the zeros of the transmission. Now we can compute the numerator of the transfer from (A2.3).


The poles of the transfer Ymp are given by reciprocals of YK where:


Finally, the normalized transfer of the filter is:


After frequency scaling to get the passband edge, the new transfer becomes:


For H(s) we have to find the LC-ladder with 1W termination. The reflection coefficient at the input is found from:


The poles of r (s) are the poles of H(s) and the zeros can be chosen arbitrary with extra condition that zeros are complex conjugates. The input impedance in the LC ladder when termination is 1W is a function of r (s):


We can define four functions related to the even and odd parts of numerator and denominator:


Accordingly we have now the elements of the Z matrix associated to the ladder:


The Darlington synthesis procedure is based on the total and partial removal of the poles from ¥ and simultaneous realisation of the zeros for z21 and the poles for z11 and z21. Fig.A2.1 shows the final result of the synthesis.

Fig.A2.1: The LP prototype after scaling


Featured Video
Applications Engineer for intersil at Palm Bay, Florida
Principle Electronic Design Engr for Cypress Semiconductor at San Jose, California
Design Verification Engineer for intersil at Morrisville, North Carolina
Senior Electrical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
Upcoming Events
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 26 - 29, 2018
ESC Conference Boston at boston MA - Apr 18 - 19, 2018
IEEE Women in Engineering International Leadership Conference at 150 W San Carlos St San Jose CA - May 21 - 22, 2018
DownStream: Solutions for Post Processing PCB Designs

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise