Hard IP, an introduction
  « Previous TopNext »  
i Front Cover
ii Preface and Bibliography
1.1 Some General Observations About VLSI Chips
1.1.1 Some Major Challenges in VLSI Chip Design
1.1.2 Design Issues for Pre-DSM Technologies
1.1.3 Design Issues for DSM Technologies
1.1.4 Going From Pre-DSM to DSM Requires Changes
1.1.5 The Concept of Hard IP Reuse
1.1.6 With Hard IP Migration, Only Some Circuit Properties Change
1.2 Economics Considerations for Bigger, Faster, More Complex Chips?
1.2.1 Economics by Saving on Simulation and Testing Through IP Reuse
1.2.2 IP Reuse to Keep Pace with Processing Technology Advances
1.2.3 The Challenge of Filling Fabs for Profitability
1.2.4 Planning in the Face of Uncertainties.
1.3 A Preview of Areas of Hard IP Engineering
1.3.1 Hard IP Retargeting and Designing for DSM Technologies and Yield
1.3.2 IP Reuse and the Front-End/Back-End Connection
1.3.3 IP Reuse for a System-on-Chip (S-o-C)
1.3.4 An Ultimate Mix and Match S-o-C Methodology
1.3.5 Productive Hard IP Creation
1.4 Barriers to and Limitations of Hard IP Reuse
1.4.1 Problems With Attitude
1.4.2 Problems With Infrastructure
1.4.3 Fundamental Technical Limitations
1.4.4 Summary of Conclusions

  « Previous TopNext »  
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy