Open side-bar Menu
 What Would Joe Do?

Posts Tagged ‘Synopsys’

Calling Srivastava, Madhavan, Rowen, Kranen: ESDA needs you on November 1st

Thursday, October 13th, 2016


Congrats to the ESD Alliance for continuing
to attend to myriad legal issues that surround the business of technology. On Tuesday, November 1st, the organization is hosting an evening panel on the Cadence campus entitled “Legal Steps to Maximize Your Exit Value.”

Vital topics slated for discussion include setting the proper price for intangible assets – in-house IP, strategic partnerships, and good will – and more prosaic issues such as the appropriate legal structures and pre-deal tax planning needed to help facilitate the acquisition. Most importantly, panel organizers are also promising you’ll learn “how to avoid giving it all back to your buyer later”.

Which is where our EDA M&A Hall of Fame comes in. There’s just no way this ESD Alliance panel can carry any weight with a battle-hardened EDA audience without the likes of Sanjay Srivastava, Rajeev Madhavan, Chris Rowen, and Kathryn Kranen sitting up at the front of the room.


SNPS & OneSpin: Saving for Rainy Day not always Best

Thursday, August 18th, 2016


As of August 17th, when they posted financial results for Q3_2016
, Synopsys is reporting somewhere in the neighborhood of $1 billion in cash and cash equivalents. As prudent as it may be to save for a rainy day, here’s something a bit more creative the company could do with a portion of that cash: Buy OneSpin.

Why? Because OneSpin offers something that Synopsys doesn’t have – a market-leading position in formal verification. OneSpin would bring that to Synopsys, along with a strong, well-established track record and proven customer engagements across European, North American and Asian markets.


TetraMAX II: Synopsys renovates and innovates

Thursday, August 11th, 2016


It takes courage to re-launch an existing product rather than start from scratch
, to announce a refreshed and updated offering as if it were something brand new. That’s certainly the case with Synopsys‘ recent release of TetraMAX II. It took courage to build on a franchise that first arrived on the scene not just in the last century, but in the last millennium.

And it was with this sentiment that Synopsys’ Robert Ruiz and I started a recent phone call to discuss the July news that TetraMAX II has arrived on the scene.

Ruiz began: “This is TetraMax II. We wrote the key engines from scratch, an effort that took the R&D team a full two years to complete. The goal was to get 10x faster and 25-percent fewer patterns.”


Mark Gilbert: White coat, White hat, Big fish

Thursday, June 30th, 2016


Exuberance and Optimism:
the only two words required to describe EDA-Careers’ Mark Gilbert – even after 20 years in the trenches sorting out the who what and where of just about everybody in the EDA industry. Yes, he self-identifies as the fun guy in the white suit, seen hither and yon wherever the EDA Nation chooses to confab, but in reality he’s the good guy in the white hat who’s going to tell it to you straight, about your career and your goals.

Also by his own description, Mark Gilbert is “the big fish in a little pond” who serves as the leading head hunter and career counselor extraordinaire of EDA.

I was lucky enough to speak with Gilbert by phone this week. As he and I were both on the East Coast, coordinating the hour of the call was easy. Our conversation started with the usual query: How did you get started in this business?


Verific: Rhymes with Terrific

Thursday, June 23rd, 2016


Michiel Ligthart
, President and COO of Verific Design Automation, and Rick Carlson, VP of Worldwide Sales, have a proposal for young companies in the EDA industry and adjacent technologies: Come to Verific if your organization is early stage, in need of encouragement and wise counsel, and could benefit from access to Verific software to help you progress towards a commercial product launch.

In a recent phone call, Ligthart and Carlson explained the specifics of the Verific program, and delineated what it’s not: “We are not funding startups,” Ligthart said, “but we have changed our business model over the lifetime of our company to encourage innovation.


Executive Privilege: Presidential Libraries at DAC, LBJ to AdG

Wednesday, June 15th, 2016


Presidents and CEOs share a common difficulty: the past
. A past that’s sometimes of their own making. They come into office full of enthusiasm and an agenda for improvement and innovation, only to find that the past serves increasingly as an impediment for moving forward.

Of course, the difference between Presidents and CEOs is that the former get libraries built in their name to commemorate their contributions, whether or not they’re able to conquer a past legacy left to them by predecessors.

CEOs, on the other hand, don’t get libraries when their tenures end. They either get tons of criticism, or occasionally tons of praise – but no library. They do, however, often get millions of dollars in compensation and stock during their administrations, and usually a pretty golden handshake when they’re done. Something that goes a long way to easing the pain of criticisms they may endure during and after their years in power.


Silexica: Holy Grail for Multi-core

Thursday, May 12th, 2016


Aachen-based Silexica is making waves in the world of multi-core and embedded systems
, as evidenced by their recent win in the German Silicon Valley Accelerator program. Company leadership was motivated to spend Q1_2016 in Silicon Valley, networking and meeting with thought leaders in the Bay Area’s tech community.

While he was in California, I had a chance to speak by phone Silexica CEO Max Odendahl. As many know, the problem of parsing code to take advantage of multi-core systems is a massively tough one to solve, one of the Grand Challenges in computing. My conversation with Odendahl was compelling, because it would appear his company has the solution.


Accellera’s PSWG: Realists and Optimists, the lot of them

Thursday, March 17th, 2016


Mentor Graphics’ Tom Fitzpatrick gave a lunchtime talk at DVCon
several weeks ago summarizing recent efforts to build a standard [set of standards?] around portable stimulus for verification. The room was packed with over 200 people and his talk was sufficiently complete, nobody asked any questions.

After his presentation, however, I did hear some comments. Namely that these types of standards are quite complex and difficult to develop. Hence, setting an actual delivery date of January 2017 for Portable Stimulus Standard Version 1 [PSS V1] is quite aggressive and optimistic.

I was not fully informed about Accellera’s Portable Stimulus Working Group [PSWG] prior to Fitzpatrick’s talk, so could not judge whether January 2017 is or is not overly optimistic as a delivery date for the standard. Since DVCon, I have studied the slides and attempted to better understand what this is all about: What is a Portable stimulus and what would a set of standards look like?


Ajoy Bose: The Man Behind the Microchip

Thursday, March 10th, 2016


You would probably have learned more about Ajoy Bose
by reading his biography than by attending Jim Hogan’s gentle exercise in collegiality on Tuesday night, March 1st, in Silicon Valley. The conversation between these two giants of EDA, hosted by EDAC as part of DVCon week, was consistently unstructured, whimsical and seemingly without outline.

The next day, I sat in a coffee shop and struggled to find a handle with which to write a coherent summary of the previous night’s random access memory album. But that handle would not reveal itself.

Then I happened to glance over to a nearby table where another caffeine addict was buried in a book: The Man Behind the Microchip. I asked the addict who exactly was the subject of the book and the answer came back: Robert Noyce.

So Robert Noyce is the man behind the microchip, I pondered. The only man behind the microchip? Like Steve Jobs invented the iPod/iPad/iPhone? Or Thomas Edison invented the electric light?

No wonder, I realized, it was hard to get a handle on the previous night’s Hogan/Bose interview. They didn’t do anything. Robert Noyce did it all. And without help. Hogan and Bose did nothing, and ergo had nothing to offer their audience.

These two were not part of a vast conspiracy of contributors, all adding their particular drips and drops of innovation into the trickle of technology, that rolled into a small creek of creativity, that ran into a moderate-sized stream of science-turned-engineering, which poured into a roaring river of real change, which crashed into a seething sea of twenty-first century digital life.

Of course, that’s nonsense. Robert Noyce did not do everything, and Hogan and Bose did not do nothing.


Attending DVCon: Read this first …

Wednesday, February 24th, 2016


Emulation is everything in verification today
and therefore at the center of DVCon. Technology expert, Lauro Rizzatti, has prepared this brief tutorial for you, so you’ll be ready for the conference that starts on February 29th.

* The Past

Hardware emulation has been around for 3 decades. It started in the mid 80s with pioneers like Quickturn and Ikos, who used off-the-shelf FPGAs in the fabric of their emulators. The second decade saw the rise of several startups, some of them using custom silicon devices in the emulators.


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy