Posts Tagged ‘Cadence’
Thursday, June 23rd, 2016
Michiel Ligthart, President and COO of Verific Design Automation, and Rick Carlson, VP of Worldwide Sales, have a proposal for young companies in the EDA industry and adjacent technologies: Come to Verific if your organization is early stage, in need of encouragement and wise counsel, and could benefit from access to Verific software to help you progress towards a commercial product launch.
In a recent phone call, Ligthart and Carlson explained the specifics of the Verific program, and delineated what it’s not: “We are not funding startups,” Ligthart said, “but we have changed our business model over the lifetime of our company to encourage innovation.
Wednesday, June 15th, 2016
Presidents and CEOs share a common difficulty: the past. A past that’s sometimes of their own making. They come into office full of enthusiasm and an agenda for improvement and innovation, only to find that the past serves increasingly as an impediment for moving forward.
Of course, the difference between Presidents and CEOs is that the former get libraries built in their name to commemorate their contributions, whether or not they’re able to conquer a past legacy left to them by predecessors.
CEOs, on the other hand, don’t get libraries when their tenures end. They either get tons of criticism, or occasionally tons of praise – but no library. They do, however, often get millions of dollars in compensation and stock during their administrations, and usually a pretty golden handshake when they’re done. Something that goes a long way to easing the pain of criticisms they may endure during and after their years in power.
Thursday, May 12th, 2016
Aachen-based Silexica is making waves in the world of multi-core and embedded systems, as evidenced by their recent win in the German Silicon Valley Accelerator program. Company leadership was motivated to spend Q1_2016 in Silicon Valley, networking and meeting with thought leaders in the Bay Area’s tech community.
While he was in California, I had a chance to speak by phone Silexica CEO Max Odendahl. As many know, the problem of parsing code to take advantage of multi-core systems is a massively tough one to solve, one of the Grand Challenges in computing. My conversation with Odendahl was compelling, because it would appear his company has the solution.
Thursday, April 21st, 2016
Just as Auguste Rodin revived the art of sculpture at the end of the 19th century in Europe, and Wynton Marsalis rescued the art of jazz by the end of the 20th century in America, here in the 21st century University of Illinois CS professor Rob Rutenbar is resurrecting the art of teaching VLSI design around the world.
He’s doing that via his Coursera-based online class entitled VLSI CAD: Logic to Layout, a course with an enrollment that defies comprehension. Per Rutenbar’s own whimsy: “There are about 25,000 people working in the EDA industry today. About 55,000 of them have signed up for my class.”
I had a chance to speak by phone with Dr. Rutenbar earlier this week. He was sitting in his office in Urbana-Champaign, but looking out an academic landscape that encompasses the entire world.
[hint: a MOOC is a Massively Open Online Course.]
Thursday, March 17th, 2016
Mentor Graphics’ Tom Fitzpatrick gave a lunchtime talk at DVCon several weeks ago summarizing recent efforts to build a standard [set of standards?] around portable stimulus for verification. The room was packed with over 200 people and his talk was sufficiently complete, nobody asked any questions.
After his presentation, however, I did hear some comments. Namely that these types of standards are quite complex and difficult to develop. Hence, setting an actual delivery date of January 2017 for Portable Stimulus Standard Version 1 [PSS V1] is quite aggressive and optimistic.
I was not fully informed about Accellera’s Portable Stimulus Working Group [PSWG] prior to Fitzpatrick’s talk, so could not judge whether January 2017 is or is not overly optimistic as a delivery date for the standard. Since DVCon, I have studied the slides and attempted to better understand what this is all about: What is a Portable stimulus and what would a set of standards look like?
Thursday, March 10th, 2016
You would probably have learned more about Ajoy Bose by reading his biography than by attending Jim Hogan’s gentle exercise in collegiality on Tuesday night, March 1st, in Silicon Valley. The conversation between these two giants of EDA, hosted by EDAC as part of DVCon week, was consistently unstructured, whimsical and seemingly without outline.
The next day, I sat in a coffee shop and struggled to find a handle with which to write a coherent summary of the previous night’s random access memory album. But that handle would not reveal itself.
Then I happened to glance over to a nearby table where another caffeine addict was buried in a book: The Man Behind the Microchip. I asked the addict who exactly was the subject of the book and the answer came back: Robert Noyce.
So Robert Noyce is the man behind the microchip, I pondered. The only man behind the microchip? Like Steve Jobs invented the iPod/iPad/iPhone? Or Thomas Edison invented the electric light?
No wonder, I realized, it was hard to get a handle on the previous night’s Hogan/Bose interview. They didn’t do anything. Robert Noyce did it all. And without help. Hogan and Bose did nothing, and ergo had nothing to offer their audience.
These two were not part of a vast conspiracy of contributors, all adding their particular drips and drops of innovation into the trickle of technology, that rolled into a small creek of creativity, that ran into a moderate-sized stream of science-turned-engineering, which poured into a roaring river of real change, which crashed into a seething sea of twenty-first century digital life.
Of course, that’s nonsense. Robert Noyce did not do everything, and Hogan and Bose did not do nothing.
Wednesday, February 24th, 2016
Emulation is everything in verification today and therefore at the center of DVCon. Technology expert, Lauro Rizzatti, has prepared this brief tutorial for you, so you’ll be ready for the conference that starts on February 29th.
* The Past
Hardware emulation has been around for 3 decades. It started in the mid 80s with pioneers like Quickturn and Ikos, who used off-the-shelf FPGAs in the fabric of their emulators. The second decade saw the rise of several startups, some of them using custom silicon devices in the emulators.
Wednesday, February 10th, 2016
Sometimes you just gotta wonder what happens behind the closed doors of the executive suite. Last June, when Synopsys acquired Atrenta, Atrenta’s founder – a distinguished technologist, alum of IIT Kanpur, UT Austin, Bell Labs, Cadence and Interra, and profoundly well-seasoned EDA leader – closed the door on his leadership role at the company he founded 14 years before.
I will admit, I do not know if Dr. Ajoy Bose actually ever reported to duty at Synopsys last summer – the received wisdom would have us believe he needed to set foot there long enough to help his team transition into the Big Purple – but in truth, it is hard to imagine him ever playing second fiddle to Dr. Aart de Geus or Dr. Chi-Foon Chan, or anyone else for that matter. He is a man of that much dignity and gravitas.
Of course, if Bose did punch a time clock at Synopsys, it was for nary a nanosecond in geologic time. It’s been 9 months since the acquisition and now Bose is clearly free to speak in public about the past, present and future of the industry he has helped to create. That surely would not be happening if Bose was just a node in the org chart that has Chan and de Geus at the top of the pyramid.
So there’s one half of the good news included herein.
Wednesday, January 20th, 2016
Just short of 2 years ago, the EDA press corps sat in a room in the Hyatt Regency in Santa Clara and enjoyed a face-to-face with Cadence CEO Lip-Bu Tan. A full report of that conversation is available here, but it is the closing segment of the report that informs this blog:
Finally, the Cadence PR machine closed out the hour by making sure the Press Corps was privy to the human side of CEO Tan. It would appear his wife does not make the tech-product purchasing decisions at home as much as do the two boys. Tan said that his two CMU-educated engineer sons are smart and savvy, and had advised him early on to invest in both Netflix and Tesla. Tan humbly acknowledged that he had, unfortunately, ignored those two pieces of advice and hence had lost out on the opportunity to win big in both movies and EVs.
So, here’s the hypothetical: Given Lip-Bu Tan’s involvement with a $2 billion investment group – efforts interleaved with his responsibilities as Cadence CEO – wouldn’t it have been wise to harvest stock tips from his press meeting back in March 2014 in Santa Clara?
Thursday, January 7th, 2016
If you’re interested in the past, the third quarter of 2015 is a good place to start: the EDA/IP industries did very well from July through September last year. EDAC’s Market Statistics Service numbers, released this week, offer some of the details. Here’s the link if you want to delve in.
Easier however, is this brief summary of my January 5th phone call with Mentor’s perpetually optimistic CEO Wally Rhines, last year’s EDAC/CEDA Kaufman Award winner and this year’s EDAC spokesman [technically, every year’s].
Although there was snow and ice on the roads around Wilsonville, Oregon, when we talked, nothing could put a damper on Rhines’ sunny outlook for the industry he leads: “The third quarter last year was another great quarter for the EDA and IP industries. With 7.1 percent growth, it was really good and even stronger than usual.