Open side-bar Menu
 What Would Joe Do?

Archive for November, 2012

December 10th to 14th: IEDM & 3-D Architectures

Thursday, November 29th, 2012


You’ve got a little over a week to clear your calendar to attend two very important conferences spanning the week of December 10th to the 14th. IEDM is happening in San Francisco from December 10th to 12th, and the 3-D Architectures for Semiconductor Integration and Packaging Conference is happening in Redwood City from December 12th to 14th.

These are two well-attended and carefully constructed conferences which many people attend to learn about the latest in device engineering and 3D-IC architectures, both key to the future of the semiconductor industry.

Clearly, December is a busy month. If you’re in Sales, you may be trying to maximize your numbers for the quarter, and the year, over the remaining weeks of 2012. If you’re in R&D, you may be trying to utilize budget dollars that come with ‘use it or lose it’ strings attached. If you’re in Field Support, your customers are stressed, short on time, and need your attention sooner, not later, so they can wrap up their projects before their holiday leave begins. And if you’re that customer, the Designer trying to meet a development schedule, you are really strapped for time.


Accolade Opps: January 18th and 31st deadlines loom

Thursday, November 22nd, 2012


If you are looking for an opportunity to express your satisfaction with a colleague’s contributions to the world you work in, two outstanding chances currently present themselves. But take care: The deadlines for submitting your nominations quickly approach.

First, Accellera Systems Initiative [a.k.a. Accellera] has set January 18th as the deadline for submitting nominations for its 2013 Technical Excellence Award. Per the organization: “The Award recognizes outstanding contributions in the creation of EDA and IP standards [which are then contributed to the IEEE Standards Association] by a member of an Accellera technical committee.

“Any individual who is a member of an Accellera technical committee is eligible to receive the award, which will be presented at Accellera Systems Initiative Day during DVCon 2013 next February in San Jose. Candidates may be nominated by the industry at large and are endorsed by Accellera committee members. To nominate an individual, visit”

If you want to do something really dramatic, however, the EDA Consortium is currently accepting nominations for its annual EDAC/CEDA-sponsored Phil Kaufman Award, which these organizations frequently refer to as the Noble Prize of EDA.


Real Intent: New Look, New Location, New Year

Wednesday, November 14th, 2012


It’s a bit early for New Year’s Resolutions, but Real Intent has gotten a jump on the popular annual ritual. As of today, the company is declaring “a bold new look for its corporate logo and Web-site, and a new location for its headquarters.”

The press release reiterates Real Intent’s offerings – Ascent,  Ascent Lint, Ascent Implied Intent Verification, Ascent X-Verification System, Meridian,  Meridian CDC, and Meridian Constraints – and says, “with the capabilities [of these products] in mind, Real Intent re-imagined its logo to mimic the real intent of these software offerings. The familiar white and blue logo now is recast with striking simplicity.

“The new ‘look’ graphically parallels the simplicity and speed with which SoC designers can use Real Intent’s technology. The transformation mirrors Real Intent’s evolutionary change from an EDA formal verification company to a best-in-class verification solution company. Real Intent has also transformed its Web-site with a dramatic, clean new look and simple navigation that parallels the simplicity and ease of use of its solutions.”

Now, you may say that all of this is being done just to catch the eye of a jaded public, but consider how hard change really is.


HAPS-70: a distinguished provenance

Monday, November 12th, 2012


If you’re an IP developer, or somebody who develops SoCs where blocks of IP land, Synopsys is announcing a product today that will be of interest: the HAPS-70 Series. It’s a prototyping system with a distinguished provenance that runs your ASIC-targeted design on FPGAs for validation prior to tape-out.

HAPS-70 started its journey to your work place way back in 1987 when Sweden-based HARDI Electronics was founded. The folks at HARDI developed the original HAPS prototyping system, which became part of Synplicity’s arsenal in 2007 when HARDI was acquired by SYNP, and the product was relaunched as HAPS-54.

Gary Meyers was President and CEO of Synplicity at the time, and was quoted: “This is a major strategic move for Synplicity. We will be able to immediately leverage our existing ASIC verification products (Certify, Synplify Premier, Identify, and Identify Pro) by selling them together with the HARDI ASIC prototyping boards.”


Ausdia: Sanjay Lall joins the board

Thursday, November 8th, 2012


It might be the impression of late that all EDA-startup roads lead to Synopsys, but that would be incorrect. Small, privately-held companies continue to make their way in the industry, independent and productive.

Ausdia, based in Silicon Valley, has been underway since 2006 developing tools for timing constraint verification and management. Today the company announced a new board member, Sanjay Lall. Per the press release, Lall has 20+ years of experience in the EDA and semiconductors, “an expert in operations, marketing, fund raising and sales.”

He is also Chairman and Managing Partner at Cronox Group, on the Board of Advisors at Verdigirs Technologies, and a Director at Mobi-holdings. Previously, Lall was VP of Sales at Extreme DA, and “influential in the company’s acquisition by Synopsys in 2011.”

All EDA-startup roads may not lead to Synopsys, but not surprisingly the CVs of most seasoned EDA veterans do lead to Synopsys, and/or to Cadence and/or Mentor Graphics.


ProPlus: DFY solution unveiled

Thursday, November 1st, 2012


The leadership of ProPlus Design Solutions has a long history in EDA, although the company itself is a newly launched startup. Ten years ago, the majority of the leadership were involved in Celestry Design Technologies, Inc., while 5 years ago all of today’s ProPlus executive team were at Cadence. Today the company, based in Silicon Valley, is building on those many years of experience to make inroads in the demanding market for design-for-yield tools.

In late September, ProPlus released its newest product offering, NanoYield for yield prediction and design optimization. When I spoke with Dr. Zhihong Liu, Executive Chairman of the company, he touched on the history of ProPlus and explained the intent of NanoYield.

Per Liu, “ProPlus has foundation technology in modeling that goes back to Celestry, a company acquired by Cadence in 2003. When the team bought the technology out of Cadence, they founded ProPlus and [worked to create] a unique DFY solution, design for yield.

“Before I joined ProPlus two years ago, they were developing lines of technologies for both high-performance parallel modeling and circuit simulation/analysis with true SPICE accuracy. Now we have put everything together to provide an integrated solution for designing better circuits in shorter time, including modeling, simulation and multivariate statistical analysis. No one else in the industry is addressing all three of these together.

“One technology that was originally licensed from IBM is a multivariate High-Sigma solution. We put that together with our own industry-validated solution, and now provide the only integrated solution in the industry, NanoYield.”


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy