EDACafe Weekly Review February 21st, 2018

ESD Alliance, 11 Member Companies at DVCon in San Jose Next Week
February 19, 2018  by Bob Smith, Executive Director

San Jose should be hopping next week as chip design verification enthusiasts from all over arrive for the annual DVCon conference and exposition that runs Monday through Thursday, February 26-March 1, at the DoubleTree Hotel.

If you plan to attend, stop by our tabletop in the foyer directly across from the entrance to the exhibit area. You can find out about the ESD Alliance’s charter, programs, initiatives and ongoing events. Exhibitors and attendees can pick up copies of its latest newsletter and giveaways for members and companies interested in joining.

While Monday’s a full day of tutorials, attendees will stick around for the DVCon Expo and Reception that will be held from 5 p.m. until 7 p.m. The exhibit floor is open Tuesday, February 27, and Wednesday, February 28, from 2:30 p.m. until 6 p.m. as well. The tutorial program continues Thursday.

Attendees will find a good number of our members on the exhibit floor. They include:

Altair Engineering, Booth #404

AMIQ EDA, Booth #405

Blue Pearl, #701

Breker Verification Systems, Booth #304

Cadence, Booth #702

Mentor, a Siemens Business, Booth #1101

OneSpin, Booth #902

Real Intent, Booth #402

Sigasi, Booth #601

Synopsys, Booth #101

Verific, Booth #505

Many of these same companies will offer presentations, tutorials, lunches and collocated events, and may be part of the poster sessions. One or two will be represented on one of Wednesday’s panels. Synopsys’ Christopher Tice will give the keynote titled, “Industry’s Next Challenge: The Petacycle Challenge.” That will be held Tuesday at 1:30 p.m.

DVCon is sponsored by the industry initiative Accellera. Exhibits-only registration is free and includes the keynote and panels. For details on the full-conference registration, go to the DVCon website at: www.dvcon.org

We look forward to seeing you at DVCon and, if your company is not a member, we welcome the chance to explain why your company should join the ESD Alliance. If you won’t be at DVCon this year, please visit the ESD Alliance website to read about our committees and other ongoing initiatives, or contact me for more specifics on ROI or other justifications for joining. I can be reached at bob@esd-alliance.org

Engage with the ESD Alliance at:

Website: www.esd-alliance.org

ESD Alliance Bridging the Frontier blog: http://bit.ly/2oJUVzl

Twitter: @ESDAlliance

LinkedIn: https://www.linkedin.com/groups/8424092

Facebook: https://www.facebook.com/ESDAlliance

Intel far surpasses others with R&D spending of $13.1 billion in 2017 and accounts for 36% of expenditures among Top R&D spenders.

The ten largest semiconductor R&D spenders increased their collective expenditures to $35.9 billion in 2017, an increase of 6% compared to $34.0 billion in 2016. Intel continued to far exceed all other semiconductor companies with R&D spending that reached $13.1 billion. In addition to representing 21.2% of its semiconductor sales last year, Intel’s R&D spending accounted for 36% of the top 10 R&D spending and about 22% of total worldwide semiconductor R&D expenditures of $58.9 billion in 2017, according to the 2018 edition of The McClean Report that was released in January 2018. Figure 1 shows IC Insights’ ranking of the top semiconductor R&D spenders, including both semiconductor manufacturers and fabless suppliers.


Figure 1
Intel’s R&D expenditures increased just 3% in 2017, below its 8% average annual growth rate since 2001, according to the new report. Still, Intel’s R&D spending exceeded the combined R&D spending of the next four companies—Qualcomm, Broadcom, Samsung, and Toshiba—listed in the ranking.

Floating point
February 15, 2018  by Colin Walls

Nowadays, most embedded systems are built using 32-bit CPUs. These devices give plenty of scope for performing the arithmetical processing required for various applications. Calculations can be performed on signed or unsigned integers and 32 bits gives a good range of values: +/- 2 billion or up to 4 billion respectively. Extending to 64 bits is reasonably straightforward.

If you need to stray outside of these ranges of values or perform more sophisticated operations, then you need to think in terms of floating point and this presents a range of new challenges …

DownStream: Solutions for Post Processing PCB Designs


You are registered as: [kimberly.gobok@synopsys.com].

CafeNews is a service for EDA professionals. EDACafe.com respects your online time and Internet privacy. Edit or Change my newsletter's profile details. Unsubscribe me from this newsletter.

Copyright © 2018, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.