Utilizing the LeCroy’s protocol analyzer, exerciser and test suite, Synopsys demonstrates PCI Express 3.0 transactions through the DesignWare PCI Express 3.0 IP implemented on the Synopsys HAPS FPGA prototyping system. Presented by Scott Knowlton and Torrey Lewis.
This entry was posted
on Tuesday, January 24th, 2012 at 12:00 am and is filed under DesignWare IP, Synopsys.
You can follow any responses to this entry through the RSS 2.0 feed.
You can leave a response, or trackback from your own site.
