Open side-bar Menu
 The Breker Trekker
Tom Anderson, VP of Marketing
Tom Anderson, VP of Marketing
Tom Anderson is vice president of Marketing for Breker Verification Systems. He previously served as Product Management Group Director for Advanced Verification Solutions at Cadence, Technical Marketing Director in the Verification Group at Synopsys and Vice President of Applications Engineering at … More »

Portable Stimulus Layer 2: Test Scheduling

May 20th, 2015 by Tom Anderson, VP of Marketing

Last week, we continued our  series of posts on the topic of “portable stimulus” as defined by Accellera’s Portable Stimulus Working Group (PSWG) and the standard they are working to define. We should say “we are working to define” since Breker is very much a part of the effort and is providing our many years of experience in this area to develop the best possible industry solution. As a reminder, we at Breker split the definition of a standard for portable stimulus into three parts: defining the tests using abstract primitive operations, scheduling the tests across multiple threads and multiple processors, and randomizing the control flow to verify the full range of realistic use-case scenarios.

Our most recent post dealt with the first layer: defining abstract tests using primitive operations and other elements within a base-class library, with access defined by a simple application programming interface (API). This week we consider the second layer: scheduling of tests and resources. If a verification engineer is writing a directed test for a single-processor SoC using the API calls from the first layer, then little of the second layer may apply. However, as we have discussed before, there is a clear trend of SoC designs moving to multi-processor designs with complex memory and cache subsystems and a rich variety of I/O protocols. These chips require automated test generation and the features provided by the test scheduling layer.

For a start, the user will want to define on which processors the test should run, as well as the number of threads per processor. This level of control is important in building up increasingly complex tests as the design matures throughout the verification schedule, but also in dialing back to simpler tests as part of the debug process. For example, if a four-processor test fails when a particular CPU reads from a specific location, one step in debug might be to re-generate and re-run the test just on the failing processor to see if the read data is still bad. If not, this suggests that the problem may be related to multi-processor issues such as bus contention or cache coherency.

So the API must provide access to the processor and thread definitions. Note that this applies to generated transaction tests as well as C tests. A complex networking chip may have many transactions in progress simultaneously, and these can be managed as threads. The API also must allow the verification team to define shared and exclusive resources, including sections of the registers and memory. For example, one CPU may have exclusive access to one memory page, another CPU may have exclusive access to a second page, and they may both share access to the rest of memory. It is critical to be able to specify the resource-sharing rules to generate proper tests, and it may also be beneficial to be able to generate some “error injection” tests that intentionally violate the rules to see how the system reacts.

As we noted last week, the idea of a base-class library accessed by an API is very familiar to verification teams. They already use library calls to set up their testbenches, configure their registers and memory, run their tests, and check their results. Adding in the first layer of portable stimulus makes their tests both vertically reusable from IP to SoC and horizontally reusable across different platforms. The second layer enables control of scheduling and resource sharing. Next week we’ll fill in some more about the third layer and show how IP blocks can be connected into realistic use cases with randomized options to be sure that all key functionality is verified.

Tom A.

The truth is out there … sometimes it’s in a blog.

x86 CS ReqMC WP ReqContact Req

Related posts:

Tags: , , , , , , , , , , , , , , , , , , , , , , ,

Leave a Reply

Your email address will not be published. Required fields are marked *


You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy