Open side-bar Menu
 Real Talk

Posts Tagged ‘dvfs’

UPF 3.0 – Making Power Intent Manageable, Incremental and Executable

Thursday, April 7th, 2016

UPF provides a consistent format to specify power design information that may not be easily specifiable in a design description. In certain situations it is undesirable to specify power semantics directly in the HDL, as doing so might tie down the implementation to certain power constraints. UPF provides a way to specify the power intent for different states and contexts, external to the design, to be used for implementation, modeling, simulation and verification. The semantics of UPF are consistent across implementation and verification, guaranteeing that what is being verified is indeed what was implemented.

UPF assumes a logical hierarchy that is a more abstract model of the design hierarchy. The logical hierarchy can be viewed as a conceptual structure for locating power management objects such as power domains and power states. Each object is defined in a specific scope of logical hierarchy. This logical hierarchy can be effectively used in a top-down UPF methodology, where the more abstract states are higher up in the hierarchy (global states), and the lower hierarchical objects are more refined versions of their ancestors. (more…)

The Power of Dynamic Voltage Frequency Scaling

Thursday, September 3rd, 2015

Battery life in consumer electronics is dependent on the dynamic power behavior of their integrated circuits.  If that dynamic behavior can be adjusted to fit the task at hand, then considerable power savings can be realized.  In CMOS circuits most of the dynamic power is consumed in the parasitic capacitance of their digital gates.

The equation for dynamic or transient power can be written as follows:

pwr-eqn
where

pwr-eqn-2

 

 

 

 

 

 

The combination of supply voltage and frequency has a cubic impact on total power dissipation because dynamic power consumption has a quadratic dependence on voltage and a linear dependence on frequency. An intelligent power savings solution would reduce operating frequency and, at the same time, reduce the supply voltage. Some example commercial implementations of dynamic voltage frequency scaling (DVFS) technology are Intel’s SpeedStep and AMD’s PowerNow.  According to the 2014 Calypto RTL Power Reduction Survey, 24% of designs used DVFS.

Click here to read the rest of this article originally published on EETimes SoC Designlines.

(more…)

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy