Open side-bar Menu
 Real Talk
Graham Bell
Graham Bell
Graham is VP of Marketing at Real Intent. He has over 20 years experience in the design automation industry. He has founded startups, brought Nassda to an IPO and previously was Sales and Marketing Director at Internet Business Systems, a web portal company. Graham has a Bachelor of Computer … More »

DAC Verification Survey: What’s Hot and What’s Not

 
October 15th, 2015 by Graham Bell

At the Design Automation Conference in San Francisco, Real Intent did a survey of 201 visitors to our booth.  We focused on RTL and gate-level verification issues.  Below is a brief introduction and you can see the entire survey on the DeepChip.com web-site.


DAC’15 “When is your next design start?”

0-3 months : ########################################### (52%)
3-6 months : ###################### (26%)
6-12 months: ################## (22%)

These numbers are very similar to what was reported in 2012 on DeepChip. With half of the future design starts occurring in the next 3 months, this leads me to think design activity is remaining strong despite any EDA user consolidation we might have seen with the big mergers of various chip companies, and the slowing of the Chinese economy. However, the latest IC forecast from Gartner has 2015 growth falling from 5.4% at the beginning of 2015 down to 2.2% in July.

DAC’15 “How many clock domains do you expect it will have?”

under 50 : ################################################ (58%)
  50-100   : ##################### (25%)
 100-500  : ######### (11%)
over 500 : ##### (6%)

We asked this to find how many asynchronous clocks need to be analyzed by a CDC verification tool. When we see designs with over 100 clock domains they are typically mobile devices that use aggressive low-power goals with multiple clock schemes to hit their power target. Designs with under 50 clock domains are often block-level designs such as hard IP, or those for
commodity consumer electronic products.
Since 2012 we have seen a 10% increase in the number of designs with more than 50 clock domains, so system complexity continues to grow. What is interesting is that Harry Foster’s 2014 Wilson Group study reports much smaller numbers. We think our numbers are higher since respondents may be counting a mix of synchronous and asynchronous clocks in their designs.

“Have you seen CDC bugs that resulted in late ECOs?”


Read the entire survey on the DeepChip.com web-site.

Related posts:

Tags: , , , , , , , , ,

Leave a Reply

Your email address will not be published. Required fields are marked *


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy