Open side-bar Menu
 Real Talk

Archive for December, 2012

Real Intent Reports on DVClub Event at Microprocessor Test and Verification Workshop 2012

Thursday, December 13th, 2012

I had the pleasure of attending the luncheon organized by the Design Verification Club of Austin on the mystical date 12/12/12.  It was the concluding event at the Microprocessor Test and Verification Workshop which is held every year at this time.  DVClub lunch-time talks are designed to share knowledge among the verification community and happen several times per year. Real Intent is a new sponsor for DVClub and we join sponsors such as Cadence, Oracle and Breker.

Eric Hennenhoefer, Director of Verification Enablement at ARM, who is a founder and organizer for DVClub generously participated in a video interview which can be seen below.  I think these events are a good idea and look forward to sponsoring the next one in Silicon Valley at Dave & Busters in Milpitas on Feb. 7.  The talk will be given by Dean Drako, CEO & President, IC Manage.

At the Austin event, Zihno Jusufovic from AMD spoke on “Processor Verification of AMD’s  ‘Jaguar': A next generation low power x86 core.”  While Zihno declined to speak on camera about his talk (something about review by pesky lawyers), I was able to glean a few points.  Zhino led what he described as a small verification team and they needed to use several strategies to use their resources efficiently.   Here is what I learned:
(more…)

Ascent Lint Rule of the Month: OPEN_INPUT

Tuesday, December 4th, 2012

This is the second in our series on lint rules, where we discuss various coding issues and how to improve the quality of RTL designs. The lint rule for this month is OPEN_INPUT.

How many different ways can you express nothing? And do you mean the same thing each time?

It’s not as if Ascent Lint has a rule that will look for nothing and point out to you where nothing is discovered. There is a whole category of rules for this! Over 30 rules in the Omission category will point out nothing in various situations with the general expectation that there should be a coding element, but it is missing.

Not all nothings are necessarily the same, however. Consider these three module instantiations:

funcBlock inst1 (.aa(xx[1]), .cc(zz[1]));
funcBlock inst2 (.aa(xx[2]), .yy(), .cc(zz[2]));
funcBlock inst3 (xx[3], , zz[3]);

(more…)

CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy