Open side-bar Menu
 Real Talk

Archive for July 26th, 2012

Video: What is Driving Lint Usage in Complex SOCs?

Thursday, July 26th, 2012

A lint tool is a design and coding guideline checker for HDL code and confirms that  it is ‘clean’ and ready for the design tool chain.  The rules used in a lint tool capture years of experience and typically come from industry standards such as the Reuse Methodology Manual (RMM), and the IP reuse guidelines from STARC.

Besides helping to enforce some appropriate naming schemes, they evaluate design and coding deficiencies that impact simulation, synthesis, test, performance and RTL/gate-level sign-off.  Some of the common RTL lint rules include:

  • Unsynthesizable constructs
  • Unintentional latches
  • Unused declarations
  • Multiply driven and undriven signals
  • Race conditions
  • Incorrect usage of blocking and non-blocking assignments
  • Incomplete assignments in subroutines
  • Case statement style issues
  • Set and reset conflicts
  • Out of range indexing

(more…)

CST Webinar Series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy