IP Showcase 
Peggy Aycinena
Peggy Aycinena is a freelance journalist and Editor of EDA Confidential at www.aycinena.com. She can be reached at peggy at aycinena dot com. Oski Technology: new VIP supports Formal Sign-offFebruary 23rd, 2017 by Peggy Aycinena
When we spoke on the phone about the announcement, I asked Oski VP of Applications Engineering Roger Sabbagh why now for this product release. He said: “I personally have been working in Formal since the year 2000, back when I joined 0-In, and over the years I’ve learned that formal adoption grows slowly. “Yet although there has never been a knee in the curve, we have seen some important developments in the industry. Synopsys developed PC Formal and Cadence bought Jasper, both indicating that Formal is catching on slowly but surely.” Read the rest of Oski Technology: new VIP supports Formal Sign-off Roadmap @ ISSCC: When will we Stop Driving our CarsFebruary 16th, 2017 by Peggy Aycinena
Over the course of the hour, the six speakers outlined their different visions of the technical roadmap that must be pursued to achieve fully autonomous cars. Of the six speakers, however, only three actually attempted to answer the panel prompt and their answers were wildly disparate. So when will we stop driving our cars? 1) It’s impossible to know. 2) Not until 2030. 3) We already are beginning to stop driving our cars. The panel was moderated by a senior Intel engineer, heavily involved in the company’s newly organized business unit specifically focused on autonomous driving systems. Read the rest of Roadmap @ ISSCC: When will we Stop Driving our Cars Apocalypse soon: RISC-V channels mammals after the AsteroidJanuary 19th, 2017 by Peggy Aycinena
Pretty dramatic stuff. Hence it should not have been surprising, at the end of the 75-minute discussion on stage between Jim Hogan and Microsemi’s Ted Speers and SiFive’s Yunsup Lee, that I raised my hand and asked why Simon Segars was not in the room. After all, Simon Segars is both CEO of ARM and a key member of the Board of the Alliance that organized the Hogan-Speers-Lee program – a program where the emerging RISC-V movement was described as poised to upend the primacy of ARM etc. Hogan responded to my question without answering: “Look, ARM is challenging by serving the low-cost processor market. License fees, royalty fees – that is what ARM wants for their low-power edge-based device. I think it was Simon, for example, who started talking to The Street about his economic strategy. It’s not really about what the best technology is, but about the economics. This is what gets the traction, and ARM will respond in an economic way.” “Yes,” Ted Speers added, “and Intel and Imagination will also respond.” Read the rest of Apocalypse soon: RISC-V channels mammals after the Asteroid RISC-V: ESD Alliance to showcase Situational Irony on Jan 18thJanuary 5th, 2017 by Peggy Aycinena
In a nod to the best in situational irony, the Alliance is hosting an evening event in Silicon Valley on January 18th specifically to discuss this open source processor architecture, which per some has the potential to turn ARM’s market dominance on its ear. Read the rest of RISC-V: ESD Alliance to showcase Situational Irony on Jan 18th IP Design Challenge: efabless & X-FAB promote Ingenuity, February deadlineDecember 7th, 2016 by Peggy Aycinena
What they’re looking for are IP designs applicable to an ultra-low power voltage reference, and the companies are willing to make it worth your while. If your design is one of the top three selected, you’ll receive a monetary award and your IP will be made available to a global customer base through both X-FAB’s IP web portal and efabless’ online marketplace. Best of all – you’ll hold onto all rights for your submission. Read the rest of IP Design Challenge: efabless & X-FAB promote Ingenuity, February deadline REUSE 2016: Addressing the Four FreedomsNovember 24th, 2016 by Peggy Aycinena
There are four major issues that haunt the IP industry, four freedoms demanded by the diverse, global customer base that buys from the IP industry. If REUSE 2016 wants to become the forum for those who provide IP to those customers, all four of these issues need to be addressed on December 1st in one way or another. Ridgetop Group & BaySand: Whole greater than Sum of PartsNovember 17th, 2016 by Peggy Aycinena
Together the companies say they will “work cooperatively to develop a series of new applications to increase their existing mixed-signal IP portfolios.” Considering the growing emphasis on IP in the semiconductor supply chain, this news is of particular interest. The implication being IP companies need to provide design services to succeed. Ridgetop Group is an IP company, BaySand a design company. Together they provide what the market needs, good IP and design services tailored exactly to the system integration profile of a particular class of IP. Read the rest of Ridgetop Group & BaySand: Whole greater than Sum of Parts DAC 2017: Deadlines for IP Submissions start November 15thNovember 10th, 2016 by Peggy Aycinena
[NOTE: The December 14th date listed above is for invited Design Track & IP Track proposals. All other proposals for DAC 2017 Design Track & IP Track content can be submitted for review up until January 14, 2017. Thank you to DAC Press Chair Michelle Clancy for this important clarification.] In other words, if you want to present within the IP Track at the 54th Design Automation Conference, you need to get going now. The committee that will be overseeing review of these proposals is being headed up by Lattice Semiconductor’s Claude Moughanni – his group taking seriously their role in assembling an IP program that’s both informative and cutting edge. Moughanni’s committee members include IPnest’s Eric Esteve, Synopsys’ Marc Greenberg, ARM’s Simon Rance, Freescale’s Henning Spruth, Mentor’s Farzad Zarrinfar, Intel’s Ty Garibay, Samsung’s Kelvin Low, Silvaco’s Warren Savage, and Cadence’s Karamveer Yadav – an impressive group who are indeed subject experts. So, why should you go to all the effort to submit something for review by this group? Is there really any benefit in taking the time to participate at DAC, next year or ever? Read the rest of DAC 2017: Deadlines for IP Submissions start November 15th |
|
|
|
|||||
|
|
||||||
|
||||||
