Open side-bar Menu
 The Dominion of Design
Rob van Blommestein
Rob van Blommestein
EDA Consortium Communications Chair and Director of Corporate Communications at Jasper Design Automation.

Upgrading Your Verification with Jasper!

 
May 23rd, 2012 by Rob van Blommestein

The DAC frenzy has begun.  We at Jasper are excited to be going to DAC and showing the industry the latest in our leading Jasper formal technology.

We recently introduced our JasperGold Apps that help customers achieve substantial productivity gains in design and verification through individual Apps within a shared interactive environment that fit into existing verification flows.  The JasperGold Apps helps solve engineers’ toughest problems, addressing an array of design and verification functionality issues throughout the flow, such as:

  • End-to-end property verification,
  • Unexpected X detection and debugging,
  • Chip-level connectivity,
  • Automated assertion generation,
  • Identification of coverage holes,
  • Design trade-off analysis,
  • Absence of deadlock,
  • Cache coherency,
  • And many more.

You can see the JasperGold Apps in action in our booth.

We’ll also get a chance to hear from our customers directly on how they have used Jasper Formal to solve their toughest challenges and improve productivity throughout their design and verification flow. There will be presentations from ARM, Broadcom, Nvidia, and ST on the following topics:

  • Broadcom: Clock Sensitive FIFO Verification with JasperGold Apps
  • ARM: Multi-processor Verification Success with Jasper Formal – The Proof is in the ROI
  • NVIDIA: Sequential Equivalency Checking for Power Optimization with JasperGold Apps
  • ST: Low Power Verification and Optimization with Jasper Formal

These seminars will provide you with useful insights for using Jasper formal solutions as well as the ability to speak to verification experts about your own experiences.

Jasper will also present on the topic of coverage closure and how you can achieve success with Jasper Formal.

To register for these seminars, visit www.jasper-da.com/Jasper_DAC_2012.

Tags: , ,

Category: Jasper Design Automation

Leave a Reply

S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy