Open side-bar Menu
 What's PR got to do with it?

Posts Tagged ‘’

The Internet of Everything – What are we really facing?

Monday, July 21st, 2014


As we had previously announced, venture capitalist Jim Hogan moderated a panel at DAC regarding the IoT. 

_MG_7133-no-halo (2)_mediumIt was an eye opener about all things IoT……or maybe we should call it the IoE (The Internet of Everything), or as one prominent editor noted, the IoW (The Internet of Whatever).  Our panelists included:  Gary Smith, Market Analyst, GSEDA; Frank Schirrmeister, Group Director, System Development Suite, Cadence; Bernard Murphy, CTO, Atrenta; and Randy Smith, VP of Marketing, Sonics.

Very lively discussion among panelists, but also from the floor!  Most notably editor Gabe Moretti of Chip Design and Simon Bloch of Samsung.  Bloch, Sr. Director of R&D in mobile consumer wireless devices, posed questions and stimulated discussion to the point where he might be called the unannounced 6th panelist.

Over the next few blogposts, we’ll share snippets of that discussion.  Gary Smith will start us off…..


What is the IoT?…Jim Hogan convenes discussion at DAC

Tuesday, May 20th, 2014

_MG_7133-no-halo (2)_medium


As DAC frenzy hits us all, here’s an event that EDA/IP users and media people ought to consider attending.


It’s a Jim Hogan-moderated discussion event on

IoT system design concerns

Jim will 1) introduce the topic; 2) spur, moderate, provoke discussion and 3)  sum up what we’ve learned during this session.  Of course, this group of speakers are pretty opinionated and won’t need much provocation.


Tough job: SKTA Innopartners on rebuilding the semiconductor ecosystem

Tuesday, May 13th, 2014

Electronics360’s George Leopold explores SKTA Innopartners and their unique business incubator model in this article:

Technology Incubator 2.0 Seeks to Rebuild U.S. Chip Ecosystem

Accelerator Model

Accelerator Model



You’ve got problems with your design rule deck?

Tuesday, May 6th, 2014

You’ve got problems with your design rule deck?   See what Bryon Moyer and Peggy Aycinena have to say on how to fix those problems……

Testing Out the Rules by Bryon Moyer

Sage-DA: Automating rule checking by Peggy Aycinena

Come check out Sage-DA at Booth 1423 at the Design Automation Conference.

Lee PR does work for Sage-DA.


System-design Evolution Follows the Data

Wednesday, April 30th, 2014


In a recent blog entry we asked Chris Rowen, Cadence Fellow and Tensilica Founder, to share with us what EDA and IP (as an industry) need to do in 2014 to serve its user base better.  The following is a follow-up blog by Rowen explaining how.

System-design Evolution Follows the DataC_Rowen_Pic June 26 2008 Blk Shirt1_thumbnail

When last we chatted in this forum, I responded to a question Ed Lee proposed to this as part of the Predictions 2014 series: What do EDA and IP (as an industry) need to do in 2014 to serve its user base better?


Real RTL Signoff™ is a Comprehensive Signoff

Monday, March 17th, 2014

RTL Signoff is certainly one of the hot topics in chip design circles lately, and one that is garnering great interest and concern.  I chatted recently with Piyush Sancheti, VP of Marketing at Atrenta, on what it is, why it’s a design imperative, and how it should be done.

Liz:  Piyush, thanks for taking the time out to chat with me today on this vital topic…RTL Signoff.

Piyush:  No problem, Liz

Liz:  So, to start out, what is RTL Signoff?

Piyush:  “RTL Signoff” gained momentum as an established concept in 2013. While the concept is not new, a commonly-accepted definition did not exist in the past, which is now beginning to emerge.  Here’s what I think RTL Signoff is: a comprehensive series of well-defined MUST-pass requirements for your RTL before you commit the design to downstream implementation such as synthesis and physical layout. In addition to this complete set of RTL Signoff requirements, you need tools and methodologies to meet the requirement, along with tangible metrics to measure your pass/fail criteria.


HOW will EDA/IP get beyond the horizon?

Sunday, March 16th, 2014

Brian Fuller -­ editor in chief of the now-lamented EE Times during its best years ­- and I were talking about it being great that there are these predictions about where EDA/IP is going in 2014. Chris Rowen’s wrap up prediction talked about EDA’s need to move beyond component – level focus. Chris isn’t alone in this idea.

The question is:  HOW will EDA/IP get beyond the component level and start looking at what’s beyond the 25-year EDA horizon and how EDA can and must add value.

Brian and I would love to hear what readers out there think…..

Does EDA & IP need to go beyond?

Where does it need to go?

And how will it get there?

How do software and hardware come together?

Wednesday, March 12th, 2014

Software is beginning to take on a bigger role in the SoC design world.  How do we get to SW-HW co-verification? This topic was the center of discussion at a private event last week co-located with DVCon.  The event, hosted by Jim Hogan and sponsored by Vayavya Labs Pvt. Ltd., included a panel discussion with Frank Schirrmeister (Cadence), Tomas Evensen (Xilinx) and Parag Naik (Saankhya).  George Lotridge of VMware and Michael Bair of Intel also gave presentations. Click here for the presentations. (more…)

Predictions 2014: Chris Rowen talks EDA and IP….and Beyond

Monday, March 3rd, 2014

For our final entry to this series, let me just reiterate our original question…..

What do EDA and IP (as an industry) need to do in 2014 to serve its user base better?

Chris Rowen, Cadence Fellow and Tensilica Founder, will wrap it up with his word on the subject.

“What does the EDA and IP industry need to do in 2014? Simply put, we need to move past EDA.

Let me explain. As an industry, we’re not just about ‘how’ you design something; we’re increasingly about ‘what’ you design.

This comes amid the relentless march of design complexity. It also comes as companies reconsider their position in the electronics ecosystem to try to deliver more value for customers.

For instance, semiconductor vendors are considering where they best fit into the design spectrum and they’re also looking farther upstream to understand market requirements of their customers’ customers. IP providers, for their part, are looking upstream to understand marketing technology requirements better and re-engineering their business models.


Predictions 2014 – Atrenta’s Robert Beanland on SoC Integration for 2014

Monday, February 3rd, 2014

Robert Beanland, Senior Director, Corporate Marketing at Atrenta, weighed in on what EDA and IP vendors need to do in 2014.  

“Ahhh, the age old question of, ‘What does EDA and IP need to do this year?’  Well, …

The IP folks need a way to provide fully validated IP to their customers with not only a good understanding of all the validation that has been done, but also the expected use model and configurations for the IP. The use model is critical because it is quite common for IP to be ‘abused’ in a way or mode that the IP vendor never expected. When this happens, the customer must be able to assess the problem in-situ and work with the IP vendor to find a resolution. A standardized quality metric is much more desirable than the current option of comparing each vendor’s unique assessment of their validation. This validation and analysis should include, but is not limited to, power, clock domains, testability and physical. The ‘clean’ IP can then be used with more confidence by their customers in their SoC integration.


S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy