Open side-bar Menu
 What's PR got to do with it?

Posts Tagged ‘49DAC’

Three rules to get greatest value from your IP libraries: Migration Migration Migration! Sagantec’s CEO talks to Luke Collins

Tuesday, June 12th, 2012

 

 

Luke Collins, editor, Tech Design Forums, talks with Sagantec CEO, Coby Zelnik, and CTO, Marten Berkens, about migration technology.

 

http://www.techdesignforums.com/blog/2012/06/05/dac2012-sagantec-offers-lifebelt-to-28nm-users-path-to-20nm-libraries/

 

 

—————-

Note:  Lee PR does work for Sagantec

The SpyGlass® value interviews

Friday, June 1st, 2012

 

 

Atrenta has pulled together quite a slate of customers, partners, an industry observer and EDA’s premier investor to talk about the value SpyGlass brings to each of their realms. It’ll be interesting to hear how this signature product has proliferated in different environments! Atrenta invites you to stop by and hear how SpyGlass improves productivity @ Xilinx, Vivante, Sonics and Arteris and why Dan Nenni and Jim Hogan see SpyGlass as the consummate ubiquitous product in EDA.

The talks will be held at Atrenta’s booth #2230.

Monday, June 4

9:30 am…..Jack Browne, Sonics
10:30 am…Frederic Rivoallon, Xilinx
2:00 pm…..Halim Theny, Vivante

Tuesday, June 5

10:30 am…Charlie Janac, Arteris
2:00 pm…..Frederic Rivoallon, Xilinx
3:00 pm…..Dan Nenni, SemiWiki
5:00 pm…..Jack Browne, Sonics

Wednesday, June 6

10:30 am…Charlie Janac, Arteris
12:30 pm…Jim Hogan

……………………….

 
Note: Lee PR does work for Atrenta

Powering up at DAC with Atrenta’s Kiran Vittal

Thursday, May 31st, 2012

 

I recently talked with Atrenta’s senior director of product marketing, Kiran Vittal, about power management/optimization trends and approaches that we’ll see at DAC next week.

Ed: So power, or rather more rigorous power management will be a hot topic at DAC. How come? What will be different this year?

Kiran: As we all know, power is of the biggest concern to both mobile applications as well as wired devices. An average mobile SoC is over 100M gates operating at over 500Mhz and designers do everything necessary to apply all known power management techniques to reduce power.

It will also be interesting to see that application processors for cloud-based servers are now being designed with over 10 power domains to shut off power in non operating regions and a quad core SoC consumes around 5 watts during maximum utilization and as little as 0.5 watts during idle time.

Ed: So what approaches are we going to hear about @ DAC?

Kiran: We are going to hear about power management, power intent creation using standards, power optimization, power verification and sign off.

Ed: How do they stack up?

Kiran: It is very clear that any power management and optimization technique applied at the gate level is too late to make any difference to the aggressive low power requirements. Early power planning, RTL power estimation, automated reduction around both registers and memories and early power intent verification is the only way to achieve today’s aggressive power goals for both mobile as well as wired chips.

Stop by Atrenta’s booth (#2230) to talk about Kiran’s views with him!
……………..

 

Note: Lee PR does work for Atrenta




Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise