Open side-bar Menu
 What's PR got to do with it?
Ed Lee
Ed Lee
Ed Lee has been around EDA since before it was called EDA. He cut his teeth doing Public Relations with Valid, Cadence, Mentor, ECAD, VLSI, AMI and a host of others. And he has introduced more than three dozen EDA startups, ranging from the first commercial IP company to the latest statistical … More »

What tools will SI Engineers need in 2016?

January 7th, 2016 by Ed Lee
Chris Scholz

Chris Scholz

Today’s excerpt with Chris Scholz, Product Manager, Vector Network Analyzers, R&S North America, focuses on the SI tools that engineers will need to meet the SI challenge in 2016. 

Ed:  What tools do you see engineers using and how well do they handle this oncoming SI challenge?

Chris:  Vector Network Analyzers have the reputation of being complicated and were considered a specialist tool for ultra-precise measurements and for calibration labs.   This SI tool technology has changed, for the better.

Today’s modern computing technology and graphic user interfaces arm any lab technician (with minimal training) to produce reliable and trustworthy VNA measurements. So with modern VNAs, you get the best of both worlds: precise measurements to a well-defined reference plane and ease of use of a modern test tool.

This is of special interest for SI applications where test strategies are traditionally centered around time-domain measurements such as eye diagrams, jitter margins, equalizers and time-domain reflectometry. Today’s VNAs can perform all these measurements and the results tend to be more accurate and repeatable than with traditional tools.

Ed:  So you’ve seen SI tools evolve in the last, what, 5 – 7 years?    What are the attributes that you look for?

Chris: A good VNA natively supports fixture de-embedding techniques.

For RF applications, fixtures have connectors on both sides; this might be different connectors, but as long as a fixture is “connectorized” with a standard coaxial connector, a good VNA does a good job in de-embedding this fixture.

Ed:  What de-embedding tool do you use?

Chris:  AtaiTec’s ISD.

Ed:  What particular design problems have you seen de-embedding technology help your SI engineers?

Chris:  One particular challenge that Signal Integrity engineers face is when a fixture can only be accessed from one side. This is a very common problem when using breakout fixtures for example for USB3.1.

Other examples are when characterizing connectors, or when one needs to accurately characterize an FPGA on an evaluation board. Time-domain gating has been used for many years, is easy to apply and works well for well-matched DUTs.


Rohde & Schwarz will be exhibiting at DesignCon at booth #643.

Next up:  comparing thru-reflect line with in-situ-de-embedding

Related posts:

Tags: , , , , , , , , , , , , , ,

Leave a Reply

Your email address will not be published. Required fields are marked *


You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy