Open side-bar Menu
 Custom Layout Insights
Graham Etchells, Director of Product Marketing at Synopsys
Graham Etchells, Director of Product Marketing at Synopsys
Graham Etchells started in EDA before it was termed EDA. He has held marketing and sales positions at several companies and has been chasing the holy grail of analog/custom layout automation ever since he was a marketing director at Cadence in the mid-1990s. He says past experience indicates we may … More »

Hurricane FinFET (Part 3)

 
March 18th, 2016 by Graham Etchells, Director of Product Marketing at Synopsys

Continuing on the theme of FinFET layout, let’s consider what you have to do for routing. Again drawing on the experience of my layout colleagues who are still ‘in the business’ and dealing with FinFETs, here are a few landmines you will have to deal with.

One particular issue they encounter is that although the base layers have shrunk considerably, the shrink of the routing layers has not kept pace. Each new node has brought us smaller transistors, but the minimum metal pitch has not really changed. This really impacts layout floorplanning because designs that were once dictated by device area are now dictated by the ability to route the required signals. Double-/triple-patterning compounds the issue even further.

Planning which metal shape goes on which color (mask) is key, especially when propagating connections through the layout hierarchy. Highly-matched signals, such as complementary clocks, must be assigned to the same color, as routes on different masks have different resistances. In addition, designers now need to be aware of spacing rules for opposite-mask routes and same-mask routes whilst still meeting color density rules. And there’s more!

Strict rules for metal direction may also include a restriction on the ability to add a notch or a turn into the route. Couple that with limited metal width and via combinations and you have to rethink how you make a strong, well-connected route that meets reliability criteria. Topologies that were OK on planar nodes like the one shown in Figure 1 may now have to be redesigned as shown in Figure 2.

routing_1

Figure 1: Multiple vias in a planar process

routing_2

Figure 2: Multiple vias in a FinFET process

And then there is the little matter of electromigration (EM). Because the resistivity of the lower-level metals is much higher in a FinFET process, you have to be acutely aware of EM and IR drop. Care must be taken when planning which metals to use and, in fact, track planning becomes essential for a design to pass EM and IR checks.

So there we have it. Designing with a FinFET process is like a game of snakes and ladders. You need to roll the dice carefully and avoid the snakes whilst climbing the ladders to FinFET heaven.

So what tools and techniques do today’s designers have at their disposal to deal with FinFET? Well, there are quite a few.

But that’s another post…

Related posts:

Tags: , , , , , , , , ,

Leave a Reply

Your email address will not be published. Required fields are marked *


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy