Open side-bar Menu
 Analog Insights

Posts Tagged ‘CustomSim ERC CCK verification reliability SOA dynamic static check’

Q&A with ST-Ericsson: Latest ERC flow innovations using CustomSim CCK for optimal verification coverage

Monday, July 2nd, 2012

Circuit design implementation has become increasingly complex in deep submicron technologies. Multiple processor cores, I/Os peripherals, complex analog circuits, and logic are now being implemented onto the same chip. Ensuring product reliability to meet design goals and to achieve good yield has become a crucial step in today design cycle. With complex IP, system integration, and multiple power domains, you need an extremely flexible and powerful EDA solution to tackle those circuit verification demands.

Synopsys CustomSim Circuit Check (CCK) provides this solution:  it helps users to avoid wasted simulation time by finding design and performance problems automatically, reporting potential problems in a circuit before running simulation. You can find more information at

I therefore wanted to give you more insights on Synopsys CCK and how our customers are addressing those challenges.  ST-Ericsson presented at our European SNUG event a very innovative flow they developed in tight collaboration with Synopsys using CCK Dynamic ERC (Electrical Rule Checking) for an optimal verification coverage.


TrueCircuits: IoTPLL

Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise