Open side-bar Menu
 Aldec Design and Verification
Satyam Jani
Satyam Jani
Satyam manages Aldec’s leading FPGA design entry and simulation tool – Active-HDL. He received his B.S. in Electronics Engineering from Sardar Patel University, India in 2003 and M.S in Electrical Engineering from NJIT, New Jersey in 2005. His practical engineering experience includes areas in … More »

Helping FPGA Designers get started with UVM

 
September 8th, 2015 by Satyam Jani
Doulos has partnered with Aldec to deliver this Friday’s webinar, ‘Easier UVM: Helping FPGA Designers Get Started with UVM’ . Presented by Doulos CTO, John Aynsley, the 1 hour webinar includes live Q&A so it’s a great opportunity to find out how Easier UVM can work for you. The webinar includes examples from the Easier UVM Code Generator running under Aldec Riviera-PRO™.

Here is a excerpt from John Ansley’s recent guest blog:

 

UVM (the Universal Verification Methodology for SystemVerilog) represents best practice in constrained random functional verification, so it is something that every digital design and verification engineer should be aware of.

However, even if you already have a sound understanding of SystemVerilog, UVM is in itself complex and challenging to learn and use; a daunting prospect, particularly if you are an FPGA designer with limited time to dedicate to verification.

The challenge of getting your first UVM project off the ground

Even assuming the highest quality training, there is still a need for further help to get started with the first project. UVM can take some time to adopt – in some areas there is more than one approach to choose from, there are optional shortcuts and new features that may or may not work for you and finding good quality advice can be hard and time-consuming in the absence of a definitive methodology. Many have observed that UVM is still in need of a “methodology”, in the sense of a definitive set of rules and guidelines directing its use.

Making the path to UVM adoption Easier

Since the introduction of UVM in 2011, Doulos has been developing Easier™ UVM to act as a starting point for learning UVM and it has now evolved into a comprehensive set of coding guidelines with an open-source UVM code generation….

For the rest of this article, please visit the Aldec Design and Verification Blog.

To register for the webinar, please visit the Doulos website

Related posts:

Tags: , , , ,

Category: FPGA Design

Leave a Reply

Your email address will not be published. Required fields are marked *


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy