Open side-bar Menu
 Aldec Design and Verification
Kamil Rymarz
Kamil Rymarz
Kamil Rymarz, Hardware Design Engineer. Kamil joined Aldec in 2011 and, has specialized in creating reliable verification IPs. He has practical experience in SCE-MI co-emulation and in-circuit emulation. Kamil received his Masters of Engineering at AGH University of Science and Technology in … More »

How Can Verification IPs Help the SoC Testing Process?

April 20th, 2015 by Kamil Rymarz

How to use VIPs In Practice

figure 0
Let’s assume that we are designing a new system on chip (SoC) which contains a processor and memory controller, as well as analog and digital peripherals like Ethernet, USB, 1-Wire and JTAG controllers.

Allow me to describe a typical verification process, and explain why I recommend the use of Verification IPs within the testing process.

Figure1 typical verification process
Figure 1. Typical verification process

The first step in the verification process is simulation which allows a verification engineer to find the most obvious bugs reasonably fast. It is the easiest, most flexible and inexpensive way of verifying a design project, especially at the block level. Another advantage of simulation is the ease of use of standardized methodologies for verifying integrated circuit designs, for example Universal Verification Methodology (UVM), which is becoming more commonly used today.

Unfortunately, due to limited computing power and the growing complexity of modern designs, simulation is not fast enough for long and complex tests. It is mainly used to verify each component separately with a limited scope of tests. Simulation of the whole design would require a lot of time, even for simple test scenarios. However, design schedules can rarely be extended or prolonged, so engineers need to find a faster way to check the whole system on chip.

works. Simulating it would take too much time, so we are going to use hardware emulation instead. Fortunately, we don’t have to avoid using UVM in emulation, because well-designed transactors can be used in the same way as in simulation.

For the rest of this article, visit the Aldec Design and Verification Blog.

Related posts:

Tags: , , , , , , , , , , , , , ,

Categories: Emulation/Acceleration, SoC Design and Validation

Leave a Reply

Your email address will not be published. Required fields are marked *


You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy