Open side-bar Menu
 Aldec Design and Verification
Stan Hanel
Stan Hanel
Stan has been active in Silicon Valley since 1979, tackling challenging opportunities such as start-up companies that attempted to apply emerging semiconductor technologies to solve engineering problems related to physical rehabilitation, robotics, and entertainment. Recently, he has joined the … More »

Scaling the “Internet of Things”

 
January 21st, 2015 by Stan Hanel

Internet-of-thingsHappy New Year!

January brought an unseasonably warm wave of weather to Las Vegas as International CES converged on the city this month.

The size and scope of this worldwide consumer electronics tradeshow continues to grow each year with new products and industries on the rise, now driven by a phenomenon called the “Internet of Things” (IoT).

Shawn Dubravac, Ph.D., Chief Economist and Director of Research for the Consumer Electronics Association (CEA) kicked off the event by presenting a summary of his new book, “Digital Destiny”.

According to Dr. Dubravac, the electronics industry is at another inflection point as digital technology continues to replace legacy analog technologies. There are 1.7 billion personal computers in the world today, now eclipsed by 2 billion smart phones. But the “Internet of Things” (IoT) could produce 50 billion smart, connected sensor modules that communicate with each other and can be aggregated as “Big Data” to work on important social issues. These electronic modules could potentially be embedded in every device that we own, from smart home appliances, to the cars we drive, and even inside the clothes we wear.

This is good news for digital design and verification engineers as digital logic circuitry will continue to be an important component within each of those 50 billion devices over the next decade.

For the last thirty years, Aldec has been promoting the benefits of employing digital design and verification solutions that interface computer-aided design software tools with embedded-circuit hardware platforms. For the rest of this article, visit the Aldec Design and Verification Blog.

Related posts:

Tags: , , , , , , , , , ,

Categories: Emulation/Acceleration, SoC and ASIC Prototyping

Leave a Reply

Your email address will not be published. Required fields are marked *


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

CST Webinar Series
Verific: SystemVerilog & VHDL Parsers



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy