Aldec Design and Verification
Krzysztof Szczur is a Hardware Technical Support Manager. He joined Aldec in 2001 and was a key member of the team that developed HES™, Aldec's FPGA-based co-simulation and emulation technology. He has worked in the fields of HDL IP-cores verification, testbench automation and design verification for DO-254 compliance. As a Technical Support Engineer and now Manager, Krzysztof has practical experience and a deep understanding of co-simulation, emulation and prototyping as well as hardware tools training skills. Krzysztof graduated as M.Eng. in Electronic Engineering (EE) at the AGH University of Science and Technology in Krakow, Poland. « Less
Krzysztof Szczur is a Hardware Technical Support Manager. He joined Aldec in 2001 and was a key member of the team that developed HES™, Aldec's FPGA-based co-simulation and emulation technology. He has worked in the fields of HDL IP-cores verification, testbench automation and design verification … More »
How HES™ Technology Solved Problems for These Users
October 20th, 2014 by Krzysztof Szczur
Recognizing a problem that engineers are facing and developing a solution has been Aldec’s rather straight-forward mantra for going on thirty years now. Aldec launched its Hardware Emulation Solutions (HES) product in 2003, integrating RTL simulation with hardware emulation, and offering hardware and software design teams the ability to work concurrently. Today HES™ is a fully automated and scriptable HybridVerification and Validation environment for SoC and ASIC designs capable of bit-level simulation acceleration, SCE-MI 2.1 transaction emulation, hardware prototyping, and virtual modeling.
In this case, the user had many requirements including the verification of a 20 million gate design in bit level acceleration and SCE-MI transaction level emulation, and also required extensive debugging functions. The verification process was performed using HES technology (DVM, transactors and HES boards) in acceleration and SCE-MI emulation with all required debugging features, memory support and Virtual Platform integration. [More Use Case Details]
For the rest of this article, visit the Aldec Design and Verification Blog.
Tags: Aldec, automated and scriptable hybridverification, bit-level simulation acceleration, debugging, embedded, fabless semiconductor company, fpga ASIC prototypes, fpga-based emulation system, hardware emulation solutions, hardware prototyping, hes product, hes technology, hes usecases, HES-7, HES-DVM, SCE-MI 2.1 transaction emulation, sce-mi emulation, SoC and ASIC designs, uvm, validation environment, verification, virtual modeling