Aldec Design and Verification
Louie De Luna
Louie is responsible for FPGA level in-target testing technology and requirements lifecycle management for DO-254 and other safety-critical industry standards. He received his B.S. in Computer Engineering from University of Nevada in 2001. His practical engineering experience includes areas in … More »
See the Future with Impact Analysis
April 9th, 2014 by Louie De Luna
– See the impact of requirements changes before they occur.
– Know with certainty which lines of code in an HDL design or testbench file needed to be re-evaluated based on a change request.
– Understand how a requirement change impacts the project schedule to help plan and allocate resources effectively.
Impact Analysis Defined
Seeing the future is possible with Impact Analysis, a practice within the change control process of product development. Impact Analysis provides information on what design and verification elements, artifacts, hardware components and materials, personnel, assets or activities that may be affected due to a requirement change. Armed with Impact Analysis data, you can then determine which elements to re-evaluate, modify, and even re-create if necessary.
Make Better Decisions and Identify Potential Risks
Suppose Impact Analysis revealed that a change request for a single requirement would impact 60% of the design and verification elements within a project. Impact Analysis data would enable you to answer some important questions before approving the change:
How does this affect the product delivery schedules?
How critical is the requirement change to FPGA safety and reliability?
Who are the developers affected by the requirement change?
Impact Analysis helps identify potential risks associated with the requirement change, as well as the work needed to implement it.
For the rest of this article, visit the Aldec Design and Verification Blog.
Tags: Aldec, conceptual design, design, do-254, FPGA, FPGA Design, fpga requirements, HDL Design, ibm doors, Impact Analysis, impact analysis defined, log files, post-layout design, requirements-based test cases, simulation runs, spec-tracer requirements lifecycle management solution, Testbench, Traceability, verification, waveforms