Open side-bar Menu
 Aldec Design and Verification
Bill Jason
Bill Jason
Bill is responsible for Aldec Hardware Emulation and SoC / ASIC Prototyping. He received his B.S. in Computer Engineering from Auburn University in Alabama in 2011, and currently undertaking his M.S in Electrical Engineering with a focus on hardware emulation methodology and Built-In-Self-Test for … More »

SCE-MI for SoC Verification

 
September 18th, 2013 by Bill Jason

Today’s System-on-Chip verification teams are moving up in the levels of abstraction to increase the degree of coverage in the system design. As designs grow larger, we start to see an increase in test time within our HDL simulations. Engineers can utilize Hardware-Assisted approaches such as simulation acceleration, transaction-level co-emulation, and prototyping to combat the growing simulation times of an RTL simulator. In this article, we’ll dive much deeper into the transaction-level co-emulation methodology.

Co-Emulation is a transaction-level oriented Hardware-Assisted verification method, as opposed to event-based using simulation acceleration. Hardware and software communicate via messages, which can translate to hundreds of clock cycles in hardware, and conversely, hundreds of clocks cycles in HW can translate to a single message in software. The Standard for Co-Emulation Modeling Interface (SCE-MI) was developed by Accelera so that SoC designs can run at their full performance potential in hardware emulation platforms. This is done with a set of synthesizable transactions, which are bus functional models which translate high level messages to signal level interfaces.

For the rest of this article, visit the Aldec Design and Verification Blog.

Related posts:

Tags: , , , , , , , , , , , , , , , , , , , , , , , , , , , ,

Categories: Emulation/Acceleration, SoC and ASIC Prototyping, SoC Design and Validation

Leave a Reply

Your email address will not be published. Required fields are marked *


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy