Imagination Technologies Ltd. 
Short Desc. : microAptiv MPU
Overview :

A superset of the MIPS32® M14Kc™ core with cache controller and Memory Management Unit (MMU) to facilitate embedded systems designs executing operating systems which manage virtual memory .

Features : - Architecture
- microMIPS Instruction Set Architecture
- DSP Application Specific Extension
- MCU Application Specific Extension
- Memory Protection Unit
- Programmable Cache Controller
- SRAM-Style Interface
- Bus Interface Unit
- EJTAG Debug & Trace (Optional)
- Power Management
- Expandability
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy