Digital Blocks, Inc. 
Part Number : DB-I2C-S-RA
Overview :
The Digital Blocks DB-I2C-S-RA Controller IP Core implements an I2C Slave
Controller, with a user parameterized Register Array for embedded user I/O Control & Status within an ASIC / ASSP / FPGA device. The DB-I2C-S-RA Controller implements the Slave-Transmit and Slave-Receive protocol according to the I2C-Bus Specification, Version 2.1.
Features : - *I2C Slave Controller - Implements Slave-only protocol for smaller VLSI footprint, for applications requiring Slave–Receiver and Slave–Transmitter capability
- *Parameterized Register Array which interfaces to the DB-I2C-S-RA Controller for receiving and transmitting data. DB-I2C-S-RA Controller supports single register access or burst access with address auto-increment capability.
- *7- or 10-bit addressing
- *Digital filter for the received SDA and SCL lines
- *Supports three I2C bus speeds:
--Standard mode (100 Kb/s)
--Fast mode (400 Kb/s)
--Fast mode plus (1 Mbit/s)
- *Compliance with I2C specifications:
--Philips/NXP – The I2C-Bus Specification, Version 2.1, January 2000
- *Fully-synchronous, synthesizable Verilog-2001 or VHDL RTL core, with rising-edge clocking, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.
Categories :
Portability :
Type : Soft
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy