Embedded, IP & SoC News
Submit New Event
What Would Joe Do?
Submit New Tutorial
Submit New Video
Submit New YouTube Video
Submit New Download
EDA Media Kit
Banner Ad Specifications
eMail Blast Specifications
Digital Blocks, Inc.
Part Number :
The Digital Blocks DB-I2C-MS-AVLN Controller IP Core interfaces a microprocessor
via the Avalon Bus to an I2C Bus. The I2C is a two-wire bidirectional interface standard (SCL is Clock, SDA is Data) for transfer of bytes of information between two or more compliant I2C devices, typically with a microprocessor behind the master controller and one or more slave devices.
- Master / Slave I2C Controller Modes:
- Master – Transmitter
- Master – Receiver
- Slave – Transmitter
- Slave – Receiver
- Parameterized FIFO memory for off-loading the I2C transfers from the processor:
- Targets embedded processors with high performance algorithm requirements, by the I2C Controller independently controlling the Transmit or Receive of bytes of information buffered to and from a FIFO.
- Supports three I2C bus speeds:
- Standard mode (100 Kb/s)
- Fast mode (400 Kb/s)
- Fast mode plus (1 Mbit/s)
- sources of internal interrupts with masking control
- Compliance with Altera Avalon and I2C specifications:
- Compliance with Avalon Memory Mapped Interface Specification (MNL-AVABUSREF-2.0 Version 11.0 May 2011)
- Philips/NXP – The I2C-Bus Specification, Version 2.1, January 2000
© 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 —
, or visit our other sites: