Login

 CAST, Inc. 
Part Number : BA22-DE
Short Desc. : 32-bit Deeply Embedded Processor
Overview :

Implements a basic 32-bit processor for deeply embedded applications that use on-chip instruction and data memories, and is an excellent step up from the 8051 and other 8- and 16-bit microcontrollers. Part of the royalty-free BA22 family, this processor core is extremely competitive in terms of high performance and low power consumption, and has best-in-class code density (yielding very small program size).

The core has an AMBA® AHB™ or Wishbone system bus interface and dedicated buses for the on-chip instruction and data memories. It includes 16 general purpose registers (GPRs), a tick-timer (TTimer), a programmable interrupt controller (PIC), an advanced power management unit (PMU), and an optional debug unit (DBGU). Additional microcontroller peripherals may be ordered for pre-integration and delivery with the core, individually or in a complete platform. IP Integration Services are also available to help integrate any BA22 processor configuration with memory controllers, image compression, or other CAST IP cores.

The processor’s BA2 instruction set is relatively simple and extremely compact. Programing is facilitated with the included C/C++ tool chain, Eclipse IDE, architectural simulator, and ported C libraries.

The BA22-DE core synthesizes to 15k gates, can be clocked at nearly 400MHz in a 65nm technology, and performs up to 2.53 DMIPS/MHz.

The BA22 family of processors has been designed for easy reuse and integration, has been rigorously verified, and is production proven. Contact CAST Sales for details.


Features : - High Performance 32-bit CPU

- 2.53 DMIPS/MHz
- 2.93 CoreMarks/MHz
- Variable length (16/24/32/48 bits) instruction encoding
- Single-cycle execution on most instructions
- Fast and precise internal interrupt response
- Custom user instructions
- Small Silicon Footprint & Low Power Consumption

- Industry-leading code density
- Compact code minimizes instruction memory area & power
- 32-bit architecture reduces power-draining memory accesses
- From 15k gates and low as 0.05mW/MHz on 90nm
- Efficient Power Management

- Power reduction from 2x to 100x by dynamic clock gating for individual units
- Software controlled clock frequency in slow and idle modes
- Interrupt wake-up in doze and sleep modes
- Advanced Debug Capability

- Conventional target-debug agent with a debug exception handler
- Non-intrusive debug/trace for both CPU and system
- Complex chained watchpoint and breakpoint conditions
- Industry standard Amontec JTAGKey USB to JTAG interface
- Integrated Peripherals

- Standard:32 bit tick timer, programmable interrupt controller with 32 maskable interrupt sources
- Options include:
- AMBA bus infrastructure
- Microcontroller peripherals such as GPIO, UART, Real-Time Clock, and Timers
- Serial communication cores such as I2C and SPI
- Memory controllers, interconnect IP and more
- Easy Software Development

- Eclipse IDE for Windows, Linux
- ANSI C/C++ compiler, debugger, linker, assembler, & utilities
- Architectural simulator
- Ported libraries & RTOS
Categories :
Portability :
Type : Soft
Deliverables : - The core is available for ASICs in synthesizable HDL, and includes everything required for successful implementation:

- Verilog RTL source code
- Verilog Testbench
- Silicon-proven Reference SoC/ASIC Design
- Software development tools for Cygwin on Windows and Linux, with Eclipse IDE interface
- Operating systems and board support package
- A reference design board running Linux and FPGA versions of the core are also available; contact CAST Sales for information.
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy