Mercora Technologies 
Short Desc. : AES Standard Encryption IP Core (Xilinx)
Overview :
The AES Standard IP Core provides a simple and compact hardware solution for the Advanced Encryption Standard (AES) block cipher. The Standard IP core comes with a 32-bit IO interface and integrated key expansion supporting 128, 192, and 256-bit keys. The core is designed for applications that need both moderate throughput and reduced power consumption. For additional security the core integrates a quick key wipe feature allowing the key to be erased both fast and securely.

The AES Standard IP core is available in encrypt, decrypt, and encrypt/decrypt versions.
Features : - Implements AES block cipher specified by NIST FIPS 197
- Synchronous 32-bit IO interfaces
- Integrated key expansion supporting 128, 192, and 256-bit key lengths
- High throughput requires only 44, 52, and 60 clock cycles per encryption
- Small hardware footprint for reduced power consumption
- Quick key wipe for anti-tamper applications
Categories :
Portability :
Type : Soft
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy