Sankalp Semiconductors Pvt Ltd 
Short Desc. : SGIO IO T040GP-LVDS18 TX CUP, LVDS18 VREF CUP 1.8 V, 675 MHz LVDS Transmitter
Overview :
LVDS18 TX CUP belongs to SGIO IO T040GP, which is Sankalp’s General Purpose IO library in 40nm TSMC G+ process
single poly 9M. It is a LVDS cell which operates on 1.8 V supply, at frequencies upto 675 MHz (1350 Mbps). Power supply
sequencing independent (PSSI), Wire bond & Flip chip compatiblity are the salient features for this cell. Cell dimensions are
75μm x 210μm.
Features : -  SVT and 1.8 V devices overdriven to save mask
- cost
-  Operates over temperature range of −40C to
- 125C
-  ESD hardness of 2kV HBM and 500V CDM and
- Latchup immune upto ± 100 mA current injection
-  Wire-bond and Flip-chip compatible
-  Programmable weak pull-down
-  Supports 8-layer (602) or 9-layer (702) metallization
- with Circuit-Under-Pad (CUP)
-  Compatible to IEEE 1596.3-1996 specification.
Categories :
Portability :
Type : Hard
Deliverables : - Specifications  GDSII  LEF file  LVS netlist  Verilog Model  Timing Model  Documentation
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy