VeriSilicon Holdings Co., Ltd. 
Short Desc. : S13V33_PLL_07C---SMIC 0.13um 1.2v APLL
Overview :
This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO of this PLL can run up to 1000MHz. It contains a 1-64 input clock divider, a 1-128 feedback clock divider and a 1-8 output clock divider. By setting PLL_DM, PLL_DN and PLL_DP to different values, the output clock will be locked at different multiples of the input frequency.
A lock indicator is also included in this PLL. Its output shows whether the output clock is at the right multiples of the input clock.
Features : - Process: SMIC 0.13um 1.2v 1P6M/7M/8M CMOS logic process
- Supply voltage: 1.08V~1.2V~1.32V
- Current: less than 2.5mA
- Operating junction temperature: - 40°C ~ +25°C ~ +125°C
- Two outputs: - PLL_CLKO: standard output from the output divider / - PLL_CLK: output from VCO directly
Categories :
Portability :
Type : Hard
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy