SmartDV Technologies 
Short Desc. : I2C/SMBus VIP
Overview :
I2C/SMBus Verification IP provides an smart way to verify the I2C/SMBus bi-directional two-wire bus. The SmartDV's I2C/SMBus Verification IP is fully compliant with version 2.1 of the Philip's I2C-Bus Specification and SMBus 2.0 Specification and provides the following features.
Features : - Supports standard, fast, and high speed operations.
- Full I2C Master and Slave functionality.
- Supports packet error checking for SMBus mode
- Supports ARP sequence for SMBus mode
- Operates as a Master, Slave, or both.
- Monitor, Detects and notifies the testbench of all protocol and timing errors.
- Supports all I2C clocking speeds
- 7b/10b configurable slave address
- Compares read data with expected results
- Bus-accurate timing
- Various kind of Master and Slave errors generation
- Glitch monitor and injection.
- Supports timeouts forcing and handling in SMBus mode
- Callbacks in master and slave for various events.
- Status counters for various events in bus.
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy