Login

 VeriSilicon Holdings Co., Ltd. 
Short Desc. : I65GV25_MINILVDSTX_01---IBM 65nm Mini-LVDS Transmitter
Overview :
The Mini-LVDS transmitter converts up to 64-bit CMOS data into 16-pairs of Mini-LVDS data stream that can support Single-Link transmission with up to SXGA+ resolution, or Dual-Link transmission with up to UXGA resolution. This IP is suitable for Flat Panel Display applications.
Features : - Process: IBM 65nm 1.0V/2.5V cmos10sf, support metal option (TBD)
- Logic input: total 64-bit data inputs, clock trigger edge selectable
- Mini-LVDS output: Single-Link or Dual-Link; 8-channel data + SP + clock for each link
- Clock freq: input 70M ~ 250MHz, output 140M ~ 500MHz (data mux 4:1)
- Output data rate: max 1Gbps per channel
- VOD and VCM adjustable
- Link skew and channel skew adjustable
- On-chip DLL supports SSC clock of central spread +/-5%, less than 150kHz
- Individual power-down control for each link
- Individual high-Z control for each output
- Operating junction temperature: -40°C≤TJ≤+125°C
- More details, please go to below website to contact VeriSilicon location sales : http://www.verisilicon.com/en/contactus.asp
Categories :
Portability :
Type : Hard
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy