Login

 VeriSilicon Holdings Co., Ltd. 
Short Desc. : SMIC18LL_LPDROM_01---VeriSilicon SMIC 0.18um LL Pro Syn. LP DROM Compiler
Overview :
VeriSilicon SMIC 0.18μm Low Leakage Process Synchronous Low Power Diffusion ROM compiler optimized for Semiconductor Manufacturing International Corporation (SMIC) 0.18μm Logic 1P6M Salicide 1.8/3.3V process can flexibly generate memory blocks via a friendly GUI or shell commands.
The compiler supports a comprehensive range of word length and bit length. While satisfying Low Power, Low Leakage and speed requirements, it has been optimized for area efficiency.
VeriSilicon SMIC 0.18μm Low Leakage Process Synchronous Low Power Diffusion ROM compiler uses four metal layers within the blocks and supports metal 4, 5, or 6 as the top metal. Dummy bit cells are synthesized with the intention to enhance reliability.
Features : - Low Power
- Low Leakage
- High Density
- Size Sensitive Self-time Delay for Fast Access and "Zero" Hold Time
- Automatic Power Down
- More details, please go to below website to contact VeriSilicon location sales : http://www.verisilicon.com/en/contactus.asp
Categories :
Portability :
Type : Hard
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy