Microtronix Datacom Ltd. 
Short Desc. : Avalon Multi-port SDRAM Memory Controller
Overview :
The Microtronix High Performance Avalon Multi-port SDRAM
Memory Controller IP Core is designed for building low-latency
Avalon-MM / Avalon-ST multi-master streaming data systems.
Advanced design features enable maximum system clock rates using
low speed FPGA’s and standard memory devices lowering your
production cost, and saving you money.
Features : - 200 / 333 MHz Cyclone / Stratix memory performance
- SDR, DDR, DDR2 and Mobile DDR SDRAM memory devices
- Up to 16 Avalon local bus port interfaces
- Avalon Pipelined and Burst transfers
- Avalon local bus width from 8 to 128-bits
- Altera SOPC Builder Ready Configuration GUI
- Integrates seamlessly into Avalon-ST video framework
- Configurable FIFO depth: 16 to 2048 bytes
- Memory data width: 8/16/32/64-bit
- Intelligent SDRAM burst caching controller minimizes wait-states
- PCB layout independent DDR Round-Trip capture scheme
- Supports Cyclone I, II, III, Stratix I, II, II-GX, III and Arria GX
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: IoTPLL

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy