Login

 Eureka Technology Inc. 
Short Desc. : EP538 DDR3 SDRAM Controller
Overview :
Supports industry standard Double Data Rate (DDR2 and DDR3) SDRAM.Pipeline access allows continuous data bursting and hidden command execution. Page hit detection supports fast column access and multiple open banks
Features : - Supports industry standard Double Data Rate (DDR2 and DDR3) SDRAM.
- Pipeline access allows continuous data bursting and hidden command execution.
- Page hit detection supports fast column access and multiple open banks.
- High speed implementation with standard DFI support for hard DDR PHY.
- Optional built-in soft PHY for low cost implementation.
- Extensive general pupose registers for PHY support and calibration.
- Numerous optional features such as multiple access ports, AHB, AXI and generic user interface, ECC, and others.
- User controlled read and write latency.
- On-die termination (ODT) and Off-chip Driver impedance adjustment (OCD) suports.
- Programmable SDRAM access timing parameters and configurations.
- Automatic refresh generation with programmable refresh intervals.
- Self-refresh mode to reduce system power consumption.
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy