Embedded, IP & SoC News
Submit New Event
What Would Joe Do?
Submit New Tutorial
Submit New Video
Submit New YouTube Video
Submit New Download
EDA Media Kit
Banner Ad Specifications
eMail Blast Specifications
Rapid Bridge, LLC
Short Desc. :
JEDEC79-3A compliant highly integrated DDRIII Physical Layer
- "1600 Mbps
- Pre-configured bus in 32/64/72 bit widths
- 128Mb-4Gb addressable locations, single or dual ranks
- Impedance-calibrated 120Ω, 20/30/40/60Ω ODT
- Calibrated output impedance of 40/34Ω
- ¾ latency on during write cycle
- Minimal read latency achieved via parameterized pipelining
- High clock rates with minimal routing constraints
- Optional pipe insertion at the controller interface for ease of timing
- Integrated master and slave DLL with supply regulation and resolution up to 10 ps.
- Programmable delayed address and command lines
- Fully programmable within Rapid Bridge LiquidASIC and LiquidSoC
- JESDEC79-3A compatible, Fully DFI-compliant"
- "Double Data Rate 3 (DDRIII) is a high-bandwidth data transfer specification governed by JEDEC79-3C; it connects a Dynamic Random Access Memory (DRAM) chip or Dual Inline Memory Module (DIMM) to a processing chip in an electronic device or system. The Rapid Bridge DDRIII LiquidPHY subsystem combines our patented IO architecture with PHY functions, test circuitry, and a third-party memory controller. This combination can be programmed and tested (via BIST) for a variety of applications. The physical implementation may be customized to meet different chip architectures and may wrap around single or multiple corners. The result is significantly reduced design and verification of memory subsystems. The Rapid Bridge approach yields a correct-by-construction solution that can be configured by the end user to a specific application for maximum silicon efficiency. The Rapid Bridge DDRIII is fully DDR PHY Interface (DFI) compliant."
© 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 —
, or visit our other sites: